EEWORLDEEWORLDEEWORLD

Part Number

Search

VC-801-EAE-SAAN-36M0000000

Description
CMOS Output Clock Oscillator, 0.032768MHz Min, 125MHz Max, 36MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, SMALL, CERAMIC PACKAGE-4
CategoryPassive components    oscillator   
File Size532KB,8 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance  
Download Datasheet Parametric View All

VC-801-EAE-SAAN-36M0000000 Overview

CMOS Output Clock Oscillator, 0.032768MHz Min, 125MHz Max, 36MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, SMALL, CERAMIC PACKAGE-4

VC-801-EAE-SAAN-36M0000000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT, HERMETIC SEALED, SMALL, CERAMIC PACKAGE-4
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; TR, 7 INCH
maximum descent time4 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals4
Maximum operating frequency125 MHz
Minimum operating frequency0.032768 MHz
Nominal operating frequency36 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Output load15 pF
Package body materialCERAMIC
Encapsulate equivalent codeDILCC4,.12
physical size5.0mm x 3.2mm x 1.4mm
power supply3.3 V
Certification statusNot Qualified
longest rise time4 ns
Maximum slew rate20 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Base Number Matches1
VC-801
CMOS Crystal Oscillator
Previous Vectron Model VCC4
VC-801
Description
Vectron’s VC-801 Crystal Oscillator (XO) is a quartz stabilized square wave generator with a CMOS output. The VC-801 uses fundamental or 3rd
overtone crystals resulting in very low jitter performance, and a monolithic IC which improves reliability and reduces cost.
Features
CMOS output XO
Output Frequencies from 32.768kHz to 125.000MHz
5.0, 3.3, 2.5 or 1.8 V Operation
Low Jitter Performance
Output Disable Feature
Excellent 20ppm temperature stability
-10/70°C, -20/70°C, -40/85°C or -55/125°C operating temperature
Small Industry Standard Package, 3.2x5.0x1.3mm
Product is compliant to RoHS directive
and fully compatible with lead free assembly
Applications
SONET/SDH/DWDM
Ethernet, GE, SynchE
Storage Area Networking
Fiber Channel
Digital Video
Broadband Access
Base Stations, Picocells
Block Diagram
V
DD
Output
Crystal
Oscillator
E/D
Page1
GND
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
How to convert the DES encryption and decryption assembly program into a C language program?
Is there anyone who is proficient in assembly and C51 who can convert the following DES encryption and decryption function into C51, so that the function can have input parameters, output parameters, ...
zhenxining Programming Basics
The principle and method of AVR microcontroller driving 1.8-inch TFT color screen H018IN01 V8
The information about TFT color screen is in English and hard to understand, and there is little information. I don't know what the idea of MCU driving TFT color screen is? If I drive the SD card to m...
gh131413 Microchip MCU
RT5350 successfully boots Linux from USB using uboot
[p=28, 1, left][color=rgb(51, 51, 51)][size=16px]1. What you need to do in uboot is:[/size][/color][/p][p= 28, 1, left][color=rgb(51, 51, 51)][size=16px]①usb reset[/size][/color][/p][p=28, 1, left][co...
chenzhufly RF/Wirelessly
How do I connect the shielding wire on the PCB?
I need to measure a nA level current (low frequency) on my PCB. The literature says that the section from the signal source output current to the detection device should be shielded with a shielded wi...
liu0911 Embedded System
Global Hardware Technology Conference to be held in China
http://www.microsoft.com/china/events/2007/medc_winhec/default.aspx...
mushei Embedded System
[FPGA Design Example] (7, 4) Cyclic Code Encoder
module cycle(c,u,clk); output[6:0] c; input[3:0] u; input clk; reg[2:0] i; reg d0,d1,d2,temp; reg[6:0] c; always @(posedge clk) begin d0=0; d1=0; d2=0; //initialize for (i=0;i4;i=i+1) //This for loop ...
eeleader FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1185  1826  2567  147  2770  24  37  52  3  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号