W3H32M72E-533SBC datasheet, PDF

Datasheet> All Categories > storage> storage> W3H32M72E-533SBC

W3H32M72E-533SBC: DescriptionDDR DRAM, 32MX72, 0.65ns, CMOS, PBGA208, 18 X 20 MM, 1 MM PITCH, PLASTIC, BGA-208; Categorystorage storage; File Size873KB，31 Pages; ManufacturerWhite Electronic Designs Corporation; Websitehttp://www.wedc.com/

Download Datasheet Parametric Compare View All

W3H32M72E-533SBC Overview

DDR DRAM, 32MX72, 0.65ns, CMOS, PBGA208, 18 X 20 MM, 1 MM PITCH, PLASTIC, BGA-208

W3H32M72E-533SBC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	BGA, BGA208,11X19,40
Reach Compliance Code	unknown
access mode	FOUR BANK PAGE BURST
Maximum access time	0.65 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	266 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B208
memory density	2415919104 bit
Memory IC Type	DDR DRAM
memory width	72
Number of functions	1
Number of ports	1
Number of terminals	208
word count	33554432 words
character code	32000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	32MX72
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA208,11X19,40
Package shape	RECTANGULAR
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	225
power supply	1.8 V
Certification status	Not Qualified
refresh cycle	8192
Maximum seat height	3.7 mm
self refresh	YES
Maximum standby current	0.035 A
Maximum slew rate	1.7 mA
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
Base Number Matches	1

Preview

Download Datasheet

View All

White Electronic Designs

W3H32M72E-XSBX

32M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package

FEATURES



Data rate = 667, 533, 400

Package:

• 208 Plastic Ball Grid Array (PBGA), 18 x 20mm

• 1.0mm pitch



Differential data strobe (DQS, DQS#) per byte

Internal, pipelined, double data rate architecture

4-bit prefetch architecture

DLL for alignment of DQ and DQS transitions with

clock signal

Four internal banks for concurrent operation

(Per DDR2 SDRAM Die)

Programmable Burst lengths: 4 or 8

Auto Refresh and Self Refresh Modes

On Die Termination (ODT)

Adjustable data – output drive strength

Single 1.8V ±0.1V supply



Programmable CAS latency: 3, 4, 5, or 6

Posted CAS additive latency: 0, 1, 2, 3 or 4

Write latency = Read latency - 1* tCK

Commercial, Industrial and Military Temperature

Ranges

Organized as 32M x 72

Weight: W3H32M72E-XSBX - 2.5 grams typical

BENEFITS



65% SPACE SAVINGS vs. FPBGA

Reduced part count

54% I/O reduction vs FPBGA

Reduced trace lengths for lower parasitic

capacitance

Suitable for hi-reliability applications

Upgradable to 64M x 72 density (contact factory for

information)

* This product is subject to change without notice.

FIGURE 1 – DENSITY COMPARISONS

Actual Size

W3H32M72E-XSBX

11.0

CSP Approach (mm)

11.0

19.0

FBGA

White Electronic Designs

W3H32M72E-XSBX

65%

54%

Area

I/O

Count

5 x 209mm

= 1,045mm

5 x 90 balls = 450 balls

360mm

208 Balls

White Electronic Designs Corp. reserves the right to change products or speciﬁcations without notice.

July 2009

Rev. 6

White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com

White Electronic Designs

TABLE 1 – BALL DESCRIPTIONS

Symbol

ODT

Type

Input

Description

W3H32M72E-XSBX

On-Die termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When

enabled, ODT is only applied to each of the following balls: DQ0–DQ71, LDM, UDM, LDQS, LDQS#, UDQS, and

UDQS#. The ODT input will be ignored if disabled via the LOAD MODE command.

Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing

of the positive edge of CK and negative edge of CK#. Output data (DQS and DQS/DQS#) is referenced to the

crossings of CK and CK#.

Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the

DDR2 SDRAM. The speciﬁc circuitry that is enabled/disabled is dependent on the DDR2 SDRAM conﬁguration

and operating mode. CKE LOW provides PRECHARGE power-down mode and SELF-REFRESH action (all banks

idle), or ACTIVE power-down (row active in any bank). CKE is synchronous for power-down entry, Power-down

exit, output disable, and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding

CKE, and ODT) are disabled during power-down. Input buffers (excluding CKE) are disabled during self refresh.

CKE is an SSTL_18 input but will detect a LVCMO SLOW level once V

is applied during

ﬁ

rst power-up. After

REF

has become stable during the power on and initialization sequence, it must be maintained for proper

operation of the CKE receiver. For proper SELF-REFRESH operation, V

REF

must be maintained.

Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands

are masked when CS# is registered HIGH.

Command inputs: RAS#, CAS#, WE# (along with CS#) deﬁne the command being entered.

Input data mask: DM is an input mask signal for write data. Input data is masked when DM is concurrently sampled

HIGH during a WRITE access. DM is sampled on both edges of DQS. Although DM balls are input-only, the DM

loading is designed to match that of DQ and DQS balls. LDM is DM for lower byte DQ0–DQ7 and UDM is DM for

upper byte DQ8–DQ15, of each of U0-U4

Bank address inputs: BA0–BA1 deﬁne to which bank an ACTIVE, READ, WRITE, or PRECHARGE command is

being applied. BA0–BA1 deﬁne which mode register including MR, EMR, EMR(2), and EMR(3) is loaded during the

LOAD MODE command.

Continued on next page

CK, CK#

Input

CKE

Input

CS#

RAS#, CAS#,

WE#

LDM, UDM

Input

BA0–BA1

Input

White Electronic Designs Corp. reserves the right to change products or speciﬁcations without notice.

July 2009

Rev. 6

White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com

W3H32M72E-533SBC Related Products

	W3H32M72E-533SBC	W3H32M72E-533SBM	W3H32M72E-533SBI	W3H32M72E-400SBM	W3H32M72E-667SBI	W3H32M72E-667SBC
Description	DDR DRAM, 32MX72, 0.65ns, CMOS, PBGA208, 18 X 20 MM, 1 MM PITCH, PLASTIC, BGA-208	DDR DRAM, 32MX72, 0.65ns, CMOS, PBGA208, 18 X 20 MM, 1 MM PITCH, PLASTIC, BGA-208	DDR DRAM, 32MX72, 0.65ns, CMOS, PBGA208, 18 X 20 MM, 1 MM PITCH, PLASTIC, BGA-208	DDR DRAM, 32MX72, 0.6ns, CMOS, PBGA208, 18 X 20 MM, 1 MM PITCH, PLASTIC, BGA-208	DDR DRAM, 32MX72, 0.65ns, CMOS, PBGA208, 18 X 20 MM, 1 MM PITCH, PLASTIC, BGA-208	DDR DRAM, 32MX72, 0.65ns, CMOS, PBGA208, 18 X 20 MM, 1 MM PITCH, PLASTIC, BGA-208
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
package instruction	BGA, BGA208,11X19,40	BGA, BGA208,11X19,40	BGA, BGA208,11X19,40	BGA, BGA208,11X19,40	BGA, BGA208,11X19,40	BGA, BGA208,11X19,40
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown
access mode	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST
Maximum access time	0.65 ns	0.65 ns	0.65 ns	0.6 ns	0.65 ns	0.65 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	266 MHz	266 MHz	266 MHz	200 MHz	333 MHz	333 MHz
I/O type	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON
JESD-30 code	R-PBGA-B208	R-PBGA-B208	R-PBGA-B208	R-PBGA-B208	R-PBGA-B208	R-PBGA-B208
memory density	2415919104 bit	2415919104 bit	2415919104 bit	2415919104 bit	2415919104 bit	2415919104 bit
Memory IC Type	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM
memory width	72	72	72	72	72	72
Number of functions	1	1	1	1	1	1
Number of ports	1	1	1	1	1	1
Number of terminals	208	208	208	208	208	208
word count	33554432 words	33554432 words	33554432 words	33554432 words	33554432 words	33554432 words
character code	32000000	32000000	32000000	32000000	32000000	32000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	125 °C	85 °C	125 °C	85 °C	70 °C
Minimum operating temperature	-	-55 °C	-40 °C	-55 °C	-40 °C	-
organize	32MX72	32MX72	32MX72	32MX72	32MX72	32MX72
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	BGA	BGA	BGA	BGA	BGA	BGA
Encapsulate equivalent code	BGA208,11X19,40	BGA208,11X19,40	BGA208,11X19,40	BGA208,11X19,40	BGA208,11X19,40	BGA208,11X19,40
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY
Peak Reflow Temperature (Celsius)	225	225	225	225	225	225
power supply	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	8192	8192	8192	8192	8192	8192
Maximum seat height	3.7 mm	3.7 mm	3.7 mm	3.7 mm	3.7 mm	3.7 mm
self refresh	YES	YES	YES	YES	YES	YES
Maximum standby current	0.035 A	0.035 A	0.035 A	0.035 A	0.035 A	0.035 A
Maximum slew rate	1.7 mA	1.7 mA	1.7 mA	1.7 mA	1.7 mA	1.7 mA
Maximum supply voltage (Vsup)	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V
Minimum supply voltage (Vsup)	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V
surface mount	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	MILITARY	INDUSTRIAL	MILITARY	INDUSTRIAL	COMMERCIAL
Terminal form	BALL	BALL	BALL	BALL	BALL	BALL
Terminal pitch	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	30	30	30	30	30	30
Base Number Matches	1	1	1	1	1	1

Recommended Resources

Liquid level automatic control circuit using MC14011 integrated circuit

Continuous flow pulse detection circuit

High voltage and high current operational amplifier circuit

DC boost circuit for shrimp traps

025 Power supply circuit diagram of CASPER TM-5159 VGA color display

Is there something wrong with the advanced search?: [i=s]This post was last edited by dcexpert on 2020-8-4 21:26[/i]Is there something wrong with the forum's advanced search function? After using the advanced search and selecting a section, there are o...; dcexpert Suggestions & Announcements

Please help me with this stepper motor acceleration program: I used stm32f10xxE andcompiled it successfully, but the motor wouldn't turn, the interrupt wouldn't work, and the values of i and pulse remained unchanged.#include "stm32f10x.h"#include"main.h"int i;i...; phlelp stm32/stm8

About the port of MSP430 microcontroller: The ports of MSP430 are P1, P2, P3, P4, P5, P6, S and COM (different models have different ports, such as MSP430X11X series only have P1 and P2 ports, while MSP430X4XX series have all the above ports)...; Jacktang Microcontroller MCU

【Design Tools】Modelsim compiles Xilinx ISE 12[1].3 library: This software is a guide file for simulating XILINX's own device library using Modesim software!...; keaaron FPGA/CPLD

Problems with communication between the filter driver and the application.: As the title says: NTSTATUS status = IoCreateDevice(pDriverObject,sizeof(DEVICE_EXTENSION), &ntUnicodeString, FILE_DEVICE_KEYBOARD, 0, FALSE, &pKeyboardDeviceObject); status = IoCreateSymbolicLink( &n...; 寂寞就带我 Embedded System

Serial port flow control knowledge: Serial port flow control knowledge1. Serial port pins 1 DCD Carrier Detect 2 RXD Receive Data Receive Data 3 TXD Transmit Data Transmit Data 4 DTR Data Terminal Ready Data Terminal Ready 5 GND System ...; wateras1 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components