3858 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
REJ03B0139-0110
Rev.1.10
Apr 3, 2006
DESCRIPTION
The 3858 group is the 8-bit microcomputer based on the 740 fam-
ily core technology.
The 3858 group is designed for the household products and office
automation equipment and includes serial interface functions, 8-bit
timer, 16-bit timer, and A/D converter.
FEATURES
qBasic
machine-language instructions ...................................... 71
qMinimum
instruction execution time .................................. 0.5
µs
(at 8 MHz oscillation frequency)
qMemory
size
ROM ............................................................................ 48 K bytes
RAM ............................................................................ 1.5 K bytes
qProgrammable
input/output ports ............................................ 34
qOn-chip
software pull-up resistor
qInterrupts
................................................. 19 sources, 16 vectors
(external 8, internal 10, software 1)
qTimers
............................................................................. 8-bit
✕
4
...................................................................................... 16-bit
✕
2
qSerial
interface
Serial I/O1 ................... 8-bit
✕
1 (UART or Clock-synchronized)
Serial I/O2 .................................. 8-bit
✕
1 (Clock-synchronized)
qPWM
............................................................................... 8-bit
✕
1
qA/D
converter ................................................. 8-bit
✕
9 channels
qClock
generating circuit ..................................... Built-in 2 circuits
(connect to external ceramic resonator or quartz-crystal oscillator)
qWatchdog
timer ............................................................ 16-bit
✕
1
qPower
source voltage
In high-speed mode .................................................. 4.0 to 5.5 V
(at 12.5 MHz oscillation frequency)
In high-speed mode .................................................. 2.7 to 5.5 V
(at 6 MHz oscillation frequency)
In middle-speed mode ............................................... 2.7 to 5.5 V
(at 12.5 MHz oscillation frequency, at middle-speed mode)
In low-speed mode .................................................... 2.7 to 5.5 V
(at 32 kHz oscillation frequency)
qOperating
temperature range .................................... –20 to 85°C
APPLICATION
Office automation equipment, Factory automation equipment,
Household products, Consumer electronics, etc.
PIN CONFIGURATION (TOP VIEW)
V
CC
V
REF
AV
SS
P4
4
/INT
3
/PWM
P4
3
/INT
2
/S
CMP2
P4
2
/INT
1
P4
1
/INT
0
P4
0
/CNTR
1
P2
7
/CNTR
0
/S
RDY1
P2
6
/S
CLK1
P2
5
/TxD
P2
4
/RxD
P2
3
/CNTR
3
P2
2
/CNTR
2
CNV
SS
P2
1
/X
CIN
P2
0
/X
COUT
RESET
X
IN
X
OUT
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
P3
0
/AN
0
P3
1
/AN
1
P3
2
/AN
2
P3
3
/AN
3
P3
4
/AN
4
P0
0
/S
IN2
P0
1
/S
OUT2
P0
2
/S
CLK2
P0
3
/S
RDY2
P0
4
/AN
5
P0
5
/AN
6
P0
6
/AN
7
P0
7
/AN
8
P1
0
(LED
0
)
P1
1
(LED
1
)
P1
2
(LED
2
)
P1
3
(LED
3
)
P1
4
(LED
4
)
P1
5
(LED
5
)
P1
6
(LED
6
)
P1
7
(LED
7
)
Package type : PRDP0042BA-A (42P4B)
PRSP0042GA-B (42P2R-A/E)
Fig. 1 Pin configuration of M3858XGX-XXXFP/SP
M3858XGX-XXXFP/SP
Rev.1.10 Apr 3, 2006
REJ03B0139-0110
page 1 of 75
3858 Group
FUNCTIONAL BLOCK DIAGRAM
Reset input
V
SS
V
CC
RESET
18
15
1
21
Main-clock Main-clock
input
output
X
IN
X
OUT
CNV
SS
Rev.1.10 Apr 3, 2006
REJ03B0139-0110
C P U
Timer 1( 8 )
A
X
Y
S
CNTR
0
19
20
Sub-clock
input
Sub-clock
output
Fig. 2 Functional block diagram
X
CIN
X
COUT
page 2 of 75
QzR O M
Prescaler 12(8)
Prescaler X(8)
Clock generating circuit
Timer 2( 8 )
Timer X( 8 )
Timer Y( 8 )
RAM
Prescaler Y(8)
PC
H
CNTR
1
PC
L
PS
CNTR
2
Watchdog
timer
Reset
Timer Z1( 16 )
Timer Z2( 16 )
CNTR
3
A/D
converter
(10)
PWM
(8)
SI/O1(8)
SI/O2(8)
INT
0
–
INT
3
X
COUT
X
CIN
P4(5)
P3(5)
P2(8)
P1(8)
P0(8)
2
38 39 40 41 42
3
4 5 6 7 8
9 10 11 12 13 14 16 17
22 23 24 25 26 27 28 29
30 31 32 33 34 35 36 37
I/O port P4
I/O port P3
I/O port P2
I/O port P1
I/O port P0
V
REF
AV
SS
3858 Group
PIN DESCRIPTION
Table 1 Pin description
Pin
V
CC
, V
SS
CNV
SS
V
REF
AVss
RESET
X
IN
X
OUT
P0
0
/S
IN2
P0
1
/S
OUT2
P0
2
/S
CLK2
P0
3
/S
RDY2
P0
4
/AN
5
–P0
7
/AN
8
Name
Power source
CNV
SS
input
Reference votage
Analog power
source
Reset input
Clock input
Clock output
I/O port P0
Functions
•Apply voltage of 2.7 V – 5.5 V to Vcc, and 0 V to Vss.
•This pin controls the operation mode of the chip and is shared with the V
PP
pin which is the
power source input pin for programming the built-in QzROM.
•Normally connected to V
SS
.
•Reference voltage input pin for A/D converter.
•Analog power source inpu pin for A/D converter.
•Connect to Vss.
•Reset input pin for active “L”.
•Input and output pins for the clock generating circuit.
•Connect a ceramic resonator or quartz-crystal oscillator between the X
IN
and X
OUT
pins to set
the oscillation frequency.
•When an external clock is used, connect the clock source to the X
IN
pin and leave the X
OUT
pin open.
• Serial I/O2 function pin
•8-bit I/O port.
•I/O direction register allows each pin to be individually
programmed as either input or output.
•CMOS compatible input level.
•CMOS 3-state output structure.
•Pull-up control is enabled in a bit unit.
P1
0
–P1
7
P2
0
/X
COUT
P2
1
/X
CIN
P2
2
/CNTR
2
P2
3
/CNTR
3
P2
4
/RxD
P2
5
/TxD
P2
6
/S
CLK1
P2
7
/CNTR
0
/
S
RDY1
P3
0
/AN
0
–
P3
4
/AN
4
I/O port P3
•5-bit I/O port with the same function as port P0.
•CMOS compatible input level.
•CMOS 3-state output structure.
•Pull-up control is enabled in a bit unit.
P4
0
/CNTR
1
P4
1
/INT
0
P4
2
/INT
1
P4
3
/INT
2
/S
CMP2
P4
4
/INT
3
/PWM
I/O port P4
•5-bit I/O port with the same function as port P0.
•CMOS compatible input level.
•CMOS 3-state output structure.
•Pull-up control is enabled in a bit unit.
• Interrupt input pin
• S
CMP2
output pin
• Interrupt input pin
• PWM output pin
• Timer Y function pin
• Interrupt input pins
• Timer X function pin/
Serial I/O1 function pin
• A/D converter input pin
I/O port P1
I/O port P2
•P1
0
to P1
7
(8 bits) are enabled to output large current
for LED drive.
•8-bit I/O port.
•I/O direction register allows each pin to be individually
programmed as either input or output.
•CMOS compatible input level.
•CMOS3-state output structure.
•Pull-up control is enabled in a bit unit.
• Sub-clock generating circuit I/O
pins (connect a resonator)
• Timer Z1 function pin
• Timer Z2 function pin
• Serial I/O1 function pin
• A/D converter input pin
Function except a port function
Rev.1.10 Apr 3, 2006
REJ03B0139-0110
page 3 of 75
3858 Group
PART NUMBERING
Product name
M3858 8
G
C
–
XXX
SP
Package type
SP : PRDP0042BA-A
FP : PRSP0042GA-B
ROM number
–: Standard
Omitted in the shipped in blank version.
QzROM size
1 : 4096 bytes
2 : 8192 bytes
3 : 12288 bytes
4 : 16384 bytes
5 : 20480 bytes
6 : 24576 bytes
7 : 28672 bytes
9 : 36864 bytes
A: 40960 bytes
B: 45056 bytes
C: 49152 bytes
D: 53248 bytes
E: 57344 bytes
F : 61440 bytes
8 : 32768 bytes
The first 128 bytes and the last 2 bytes of RAM is reserved areas;
they cannot be used as a user's ROM area.
Memory type
G : QzROM version
RAM size
0 : 192 bytes
1 : 256 bytes
2 : 384 bytes
3 : 512 bytes
4 : 640 bytes
5 : 768 bytes
6 : 896 bytes
7 : 1024 bytes
8 : 1536 bytes
9 : 2048 bytes
Fig. 3 Part numbering
Rev.1.10 Apr 3, 2006
REJ03B0139-0110
page 4 of 75
3858 Group
GROUP EXPANSION
Renesas Technology plans to expand the 3858 group as follows.
Packages
PRDP0042BA-A ......................... 42-pin shrink plastic-molded DIP
PRSP0042GA-B ................................ 42-pin plastic-molded SSOP
Memory Type
Support for QzROM version.
Memory Size
QzROM size ................................................................... 48 K bytes
RAM size ....................................................................... 1.5 K bytes
Memory Expansion Plan
ROM size (bytes)
60K
48K
M38588GC
32K
768
1024
1280
RAM size (bytes)
1536
3072
Fig. 4 Memory expansion plan
Table 2 List of products
Part number
M38588GC-XXXSP
M38588GC-XXXFP
M38588GCSP
M38588GCFP
ROM size (bytes)
ROM size for User in ( )
49152
(49021)
49152
(49021)
RAM size (bytes)
1536
1536
Package
PRDP0042BA-A
PRSP0042GA-B
PRDP0042BA-A
PRSP0042GA-B
Remarks
Blank
Rev.1.10 Apr 3, 2006
REJ03B0139-0110
page 5 of 75
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
