IS61NP25632-133TQ datasheet, PDF

Datasheet> All Categories > IS61NP25632-133TQ

Preview

IS61NP25632-133TQ: Description256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM; File Size161KB，20 Pages; ManufacturerISSI(Integrated Silicon Solution Inc.); Websitehttp://www.issi.com/

Download Datasheet View All

IS61NP25632-133TQ Overview

256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM

Preview

Download Datasheet

View All

IS61NP25632 IS61NP25636 IS61NP51218

IS61NLP25632 IS61NLP25636 IS61NLP51218

256K x 32, 256K x 36 and 512K x 18

PIPELINE 'NO WAIT' STATE BUS SRAM

ISSI

PRELIMINARY INFORMATION

APRIL 2001

FEATURES

•

100 percent bus utilization

No wait cycles between Read and Write

Internal self-timed write cycle

Individual Byte Write Control

Single R/W (Read/Write) control pin

Clock controlled, registered address,

data and control

Interleaved or linear burst sequence control

using MODE input

Three chip enables for simple depth expansion

and address pipelining for TQFP

Power Down mode

Common data inputs and data outputs

CKE

pin to enable clock and suspend operation

JEDEC 100-pin TQFP, 119 PBGA package

Single +3.3V power supply (± 5%)

NP Version: 3.3V I/O Supply Voltage

NLP Version: 2.5V I/O Supply Voltage

Industrial temperature available

DESCRIPTION

The 8 Meg 'NP' product family feature high-speed,

low-power synchronous static RAMs designed to provide

a burstable, high-performance, 'no wait' state, device for

network and communications customers. They are

organized as 262,144 words by 32 bits, 262,144 words

by 36 bits and 524,288 words by 18 bits, fabricated with

ISSI

's advanced CMOS technology.

Incorporating a 'no wait' state feature, wait cycles are

eliminated when the bus switches from read to write, or

write to read. This device integrates a 2-bit burst counter,

high-speed SRAM core, and high-drive capability outputs

into a single monolithic circuit.

All synchronous inputs pass through registers are controlled

by a positive-edge-triggered single clock input. Operations

may be suspended and all synchronous inputs ignored

when Clock Enable,

CKE

is HIGH. In this state the internal

device will hold their previous values.

All Read, Write and Deselect cycles are initiated by the

ADV input. When the ADV is HIGH the internal burst

counter is incremented. New external addresses can be

loaded when ADV is LOW.

Write cycles are internally self-timed and are initiated by

the rising edge of the clock inputs and when

is LOW.

Separate byte enables allow individual bytes to be written.

A burst mode pin (MODE) defines the order of the burst

sequence. When tied HIGH, the interleaved burst sequence

is selected. When tied LOW, the linear burst sequence is

selected.

FAST ACCESS TIME

Symbol

Parameter

Clock Access Time

Cycle Time

Frequency

-133

4.2

7.5

133

-100

100

Units

MHz

This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the

Integrated Silicon Solution, Inc. — 1-800-379-4774

PRELIMINARY INFORMATION Rev. 00E

04/26/01

Recommended Resources

Sound, light and touch light control circuit diagram

HT-1315 circuit

Cold junction compensation thermocouple temperature measurement circuit

555 sawtooth sweep voltage circuit with good linearity

888 Audio alarm circuit for safes and refrigerators that open for too long

Infrared sensing music socket circuit using SR5553

Additional information: I believe everyone is familiar with the rotating clock. It is nothing new. The sample has arrived for a week. After transplanting the program intermittently, I can basically light the running light. T...; mlyxlpk007 NXP MCU

msp430f149 communicates with mobile phone via Bluetooth HC-05: msp430f149 is a commonly used 16-bit microcontroller with two serial port modules, UART0 (RXD: P11, TXD: P22) and UART1 (RXD: P37, TXD: P36). Usually UART0 is more commonly used and can be used for BS...; fish001 Microcontroller MCU

[Newbie Help] Tiva C Series LaunchPad connected to AY-CC2564EVM Bluetooth module: How do I create it? I'm a complete novice, and I don't have any guidance :Cry:...; 旋转木马 Microcontroller MCU

EEWORLD University ---- Introduction to SYS BIOS (2) —— Timer and Clock Module: SYS BIOS Introduction (2) - Timer and Clock Module : https://training.eeworld.com.cn/course/350...; zhangjianee Embedded System

About the boost circuit test of LED driver: Recently, I applied an Onsemi LED driver circuit and needed to test the chip performance. The specification book stated that the chip can boost the voltage within 2.7V~5.5V, but my own test showed tha...; 七月七日晴 LED Zone

How GSM Mobile Phones Work: GSM is a communication technology that combines FDMA (frequency division) and TDMA (time division). All users in the network use different frequencies for communication. In the GSM900 frequency band, ...; flyingdsp RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components