EEWORLDEEWORLDEEWORLD

Part Number

Search

IS61NP25636

Description
256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM
File Size161KB,20 Pages
ManufacturerISSI(Integrated Silicon Solution Inc.)
Websitehttp://www.issi.com/
Download Datasheet View All

IS61NP25636 Overview

256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM

IS61NP25632 IS61NP25636 IS61NP51218
IS61NLP25632 IS61NLP25636 IS61NLP51218
256K x 32, 256K x 36 and 512K x 18
PIPELINE 'NO WAIT' STATE BUS SRAM
ISSI
®
PRELIMINARY INFORMATION
APRIL 2001
FEATURES
100 percent bus utilization
No wait cycles between Read and Write
Internal self-timed write cycle
Individual Byte Write Control
Single R/W (Read/Write) control pin
Clock controlled, registered address,
data and control
Interleaved or linear burst sequence control
using MODE input
Three chip enables for simple depth expansion
and address pipelining for TQFP
Power Down mode
Common data inputs and data outputs
CKE
pin to enable clock and suspend operation
JEDEC 100-pin TQFP, 119 PBGA package
Single +3.3V power supply (± 5%)
NP Version: 3.3V I/O Supply Voltage
NLP Version: 2.5V I/O Supply Voltage
Industrial temperature available
DESCRIPTION
The 8 Meg 'NP' product family feature high-speed,
low-power synchronous static RAMs designed to provide
a burstable, high-performance, 'no wait' state, device for
network and communications customers. They are
organized as 262,144 words by 32 bits, 262,144 words
by 36 bits and 524,288 words by 18 bits, fabricated with
ISSI
's advanced CMOS technology.
Incorporating a 'no wait' state feature, wait cycles are
eliminated when the bus switches from read to write, or
write to read. This device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs
into a single monolithic circuit.
All synchronous inputs pass through registers are controlled
by a positive-edge-triggered single clock input. Operations
may be suspended and all synchronous inputs ignored
when Clock Enable,
CKE
is HIGH. In this state the internal
device will hold their previous values.
All Read, Write and Deselect cycles are initiated by the
ADV input. When the ADV is HIGH the internal burst
counter is incremented. New external addresses can be
loaded when ADV is LOW.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock inputs and when
WE
is LOW.
Separate byte enables allow individual bytes to be written.
A burst mode pin (MODE) defines the order of the burst
sequence. When tied HIGH, the interleaved burst sequence
is selected. When tied LOW, the linear burst sequence is
selected.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
-133
4.2
7.5
133
-100
5
10
100
Units
ns
ns
MHz
This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the
best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00E
04/26/01
1
[Digging power supply] Industrial domestic one-hundred-yuan opening power supply
This is a domestically produced switching power supply, which costs more than 100 yuan each. Its parameters are as follows: AC INPUT: 220V+-20% DC OUTPUT: V1 5V6.0A V2 12V1A v3 -12V1A[[i]This post was...
dongguanze Analogue and Mixed Signal
How do you want to learn Launchpad?
I saw many friends wanted a tutorial on how to learn Launchpad.How do you want to learn?Based on experiments,Or should we first introduce the structure of each module and then supplement it with exper...
wstt Microcontroller MCU
[Kinetis] MQX development from scratch: compile MQX53 library and configure IO channels
MQX is a free real-time operating system provided by Freescale Semiconductor to accelerate product development cycles. It provides solutions for task scheduler, device IO management, DSP, TCP/IP proto...
qinkaiabc NXP MCU
The problem with PDA development: If the experts don’t come and take a look, there will be one more madman in the world!
I am just a beginner in single-chip microcomputer. I have used MCS-51 to design simple course design, but I don’t understand circuits very well. Now I work in a company, but my boss asked me to use AR...
落寒残梦 Embedded System
Please help, I can't understand the 3 lines of code in the makefile.
# Flags: CFLAGS = -Wall -g -I$(INC_PATH) CFLAGS += -c -mcpu=arm9tdmi -mlittle-endian CFLAGS += -O -D ARM_GCC Where INC_PATH = ./Include Does this 3 lines of code have any special meaning? Can they be ...
colorcharge Embedded System
Samsung 2440 IIC driver problem
Because I need to control the temperature, I have to keep writing data to the slave through the IIC interface, but there is a problem. Sometimes I can't write in. I checked and found that it is becaus...
ywdxll Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 819  1647  1787  2325  3  17  34  36  47  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号