EEWORLDEEWORLDEEWORLD

Part Number

Search

AS7C4098-15JC

Description
Standard SRAM, 256KX16, 15ns, CMOS, PDSO44, 0.400 INCH, SOJ-44
Categorystorage    storage   
File Size112KB,10 Pages
ManufacturerALSC [Alliance Semiconductor Corporation]
Download Datasheet Parametric View All

AS7C4098-15JC Overview

Standard SRAM, 256KX16, 15ns, CMOS, PDSO44, 0.400 INCH, SOJ-44

AS7C4098-15JC Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeSOJ
package instructionSOJ, SOJ44,.44
Contacts44
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
Maximum access time15 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-J44
JESD-609 codee0
length28.575 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width16
Number of functions1
Number of ports1
Number of terminals44
word count262144 words
character code256000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX16
Output characteristics3-STATE
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Encapsulate equivalent codeSOJ44,.44
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply5 V
Certification statusNot Qualified
Maximum seat height3.7592 mm
Maximum standby current0.02 A
Minimum standby current2 V
Maximum slew rate0.22 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width10.16 mm
Base Number Matches1
AS7C4098
AS7C34098
®
5V/3.3V 256K×16 CMOS SRAM
Features
• Organization: 262,144 words × 16 bits
• Available in 3.3V (AS7C34098) and 5V (AS7C34098)
versions
• High speed
- 10/12/15/20/25 ns address access time
- 4/4/5/5/6/7 ns output enable access time
• Low power consumption
- Active: 990 mW max (20 ns cycle, 5V)
- Standby:55 mW max, CMOS inputs
- Very low DC component in active power
• Equal access and cycle times
• Individual byte read/write controls
• 2.0V data retention
• Easy memory expansion with CE, OE inputs
• TTL- and CMOS-compatible, three-state I/
• 44-pin JEDEC standard packages
- 400 mil SOJ
- 400 mil TSOP II
• Center power and ground pins for low noise
• ESD protection
2000 volts
• Latch-up current
200 mA
• Industrial temperature range available (-40 to +85 °C)
• Downward pin-compatible
- 32K×16 (AS7C3513)
- 64K×16 (AS7C31026)
- 128K×16 (AS7C3128K16)
SRAM
Logic block diagram
A0
A1
A2
A3
A4
A6
A7
A8
A12
A13
I/O0–I/O7
I/O8–I/O15
Vcc
Row Decoder
1024 × 256 × 16
Array
(4,194,304)
GND
Pin arrangement
SOJ, TSOP II
A0
A1
A2
A3
A4
CE
I/O0
I/O1
I/O2
I/O3
V
CC
GND
I/O4
I/O5
I/O6
I/O7
WE
A5
A6
A7
A8
A9
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A17
A16
A15
OE
UB
LB
I/O15
I/O14
I/O13
I/O12
GND
V
CC
I/O1
I/O10
I/O9
I/O8
NC
A14
A13
A12
A11
A10
I/O
buffer
Control circuit
WE
Column decoder
A5
A9
A10
A14
A15
A16
UB
OE
LB
CE
Selection guide
7C4098-12
7C34098-10
7C34098-12
Maximum address access time
Maximum output enable access time
Maximum operating current
Maximum CMOS standby current
Shaded areas indicate preliminary information.
A17
A11
7C4098-15
7C34098-15
15
5
220
170
10
7C4098-20
7C34098-20
20
6
180
120
10
7C4098-25
7C34098-25
25
7
170
110
10
Unit
ns
ns
mA
mA
mA
10
4
AS7C4098
AS7C34098
12
5
200
10
DID 11-20004-*A. 9/28/99
ALLIANCE SEMICONDUCTOR
95
Copyright ©1998 Alliance Semiconductor. All rights reserved.
2009 Power Technology Salon (Shenzhen)
Circuit topology in isolated DC module power supply...
tonytong Power technology
PS2 Interface.pdf
PS2 Interface.pdf...
zxopenljx FPGA/CPLD
【MSP430 Sharing】 MSP430 Learning Experience 3 --- LCD
Overview TI's MSP430 series microcontroller is an ultra-low power mixed signal controller, which includes a series of devices, which are composed of different modules for different applications. Among...
hangsky Microcontroller MCU
TDC - Time to Digital Converter
When using the delay chain in FPGA to implement tdc, when latching the output data of the delay chain, the input data change near the clock edge violates the setup and hold time of the trigger, causin...
FPGA菜鸡 FPGA/CPLD
Has anyone bought the eZ430-Chronos Wireless Watch?
Which frequency should we buy? There are many people buying 915 on the IT website. For domestic use, would it be better to buy 433? The price is 49, which is quite cheap....
rogerangel Microcontroller MCU
Provide a QQ group for ST7 MCU development: 108091549
Provide a QQ group for ST7 MCU development: 108091549...
ysc_54188 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2087  197  1844  2613  1214  43  4  38  53  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号