EEWORLDEEWORLDEEWORLD

Part Number

Search

V827565N24SBEWD3

Description
DDR DRAM Module, 128MX72, 0.65ns, CMOS, GREEN, DIMM-184
Categorystorage    storage   
File Size253KB,16 Pages
ManufacturerProMOS Technologies Inc
Environmental Compliance
Download Datasheet Parametric Compare View All

V827565N24SBEWD3 Overview

DDR DRAM Module, 128MX72, 0.65ns, CMOS, GREEN, DIMM-184

V827565N24SBEWD3 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Parts packaging codeDIMM
package instructionDIMM, DIMM184
Contacts184
Reach Compliance Codecompliant
ECCN codeEAR99
access modeSINGLE BANK PAGE BURST
Maximum access time0.65 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)200 MHz
I/O typeCOMMON
JESD-30 codeR-XDMA-N184
memory density9663676416 bit
Memory IC TypeDDR DRAM MODULE
memory width72
Number of functions1
Number of ports1
Number of terminals184
word count134217728 words
character code128000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128MX72
Output characteristics3-STATE
Package body materialUNSPECIFIED
encapsulated codeDIMM
Encapsulate equivalent codeDIMM184
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply2.5 V
Certification statusNot Qualified
refresh cycle8192
self refreshYES
Maximum standby current0.18 A
Maximum slew rate6.48 mA
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Base Number Matches1
V827565N24SA
1GB 184-PIN DDR REGISTERED ECC DIMM
128M x 72
Features
184 Pin Registered 134,217,728 x 72 bit
Organization DDR SDRAM Modules
Utilizes High Performance 128M x 4 DDR
SDRAM in TSOPII and FBGA Package
Single +2.5V (± 0.2V) Power Supply
Single +2.6V (± 0.1V) Power Supply for DDR400
Programmable CAS Latency, Burst Length, and
Wrap Sequence (Sequential & Interleave)
Auto Refresh (CBR) and Self Refresh
All Inputs, Outputs are SSTL-2 Compatible
8192 Refresh Cycles every 64 ms
Serial Presence Detect (SPD)
DDR SDRAM Performance
Component Used
-6
-7
Module Speed
t
CK
t
AC
Description
The V827565N24SA memory module is
organized 134,217,728 x 72 bits in a 184 pin
memory module. The 128M x 72 memory module
uses 18 ProMOS 128M x 4 DDR SDRAM. The x72
modules are ideal for use in high performance
computer systems where increased memory
density and fast access times are required.
-75
-8
D3
(PC400B)
C0
166
(PC333)
Units
MHz
ns
ns
ns
CLK
CLK
Clock Frequency
166
143
133
125
Clock Frequency (max.)
(PC266A) (PC266B)
200
(PC333)
(max.)
(PC200)
Clock Access Time
6
7
7.5
t
CK
Clock Cycle Time CAS Latency = 2
CAS Latency = 2.5
Clock Cycle Time CAS Latency = 2.5
Clock Cycle Time CAS Latency = 3
8
7.5
6
5
3
3
7.5
6
6
3
3
Module Speed
tRCD parameter
A1t
RCD
PC1600 (100MHz @ CL2)
B0 t
RP
PC2100Bparameter @ CL2.5)
tRP (133MHz
B1
C0
PC2100A (133MHz @ CL2)
PC2700 (166MHz @ CL2.5)
V827565N24SA Rev. 1.0 March 2005
1

V827565N24SBEWD3 Related Products

V827565N24SBEWD3 V827565N24SBEWC0 V827565N24SBTGD3 V827565N24SBTGC0
Description DDR DRAM Module, 128MX72, 0.65ns, CMOS, GREEN, DIMM-184 DDR DRAM Module, 128MX72, 0.7ns, CMOS, GREEN, DIMM-184 DDR DRAM Module, 128MX72, 0.65ns, CMOS, DIMM-184 DDR DRAM Module, 128MX72, 0.7ns, CMOS, DIMM-184
Is it Rohs certified? conform to conform to incompatible incompatible
Parts packaging code DIMM DIMM DIMM DIMM
package instruction DIMM, DIMM184 DIMM, DIMM184 DIMM, DIMM184 DIMM-184
Contacts 184 184 184 184
Reach Compliance Code compliant compliant compliant compliant
ECCN code EAR99 EAR99 EAR99 EAR99
access mode SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST
Maximum access time 0.65 ns 0.7 ns 0.65 ns 0.7 ns
Other features AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
Maximum clock frequency (fCLK) 200 MHz 166 MHz 200 MHz 166 MHz
I/O type COMMON COMMON COMMON COMMON
JESD-30 code R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184
memory density 9663676416 bit 9663676416 bit 9663676416 bit 9663676416 bit
Memory IC Type DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE
memory width 72 72 72 72
Number of functions 1 1 1 1
Number of ports 1 1 1 1
Number of terminals 184 184 184 184
word count 134217728 words 134217728 words 134217728 words 134217728 words
character code 128000000 128000000 128000000 128000000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C
organize 128MX72 128MX72 128MX72 128MX72
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE
Package body material UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
encapsulated code DIMM DIMM DIMM DIMM
Encapsulate equivalent code DIMM184 DIMM184 DIMM184 DIMM184
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 2.5 V 2.5 V 2.5 V 2.5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
refresh cycle 8192 8192 8192 8192
self refresh YES YES YES YES
Maximum standby current 0.18 A 0.18 A 0.18 A 0.18 A
Maximum slew rate 6.48 mA 6.3 mA 6.48 mA 6.3 mA
Maximum supply voltage (Vsup) 2.7 V 2.7 V 2.7 V 2.7 V
Minimum supply voltage (Vsup) 2.3 V 2.3 V 2.3 V 2.3 V
Nominal supply voltage (Vsup) 2.5 V 2.5 V 2.5 V 2.5 V
surface mount NO NO NO NO
technology CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form NO LEAD NO LEAD NO LEAD NO LEAD
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Base Number Matches 1 1 1 -
vc6.0+ddk error debugging problem
I am using vc6.0+xpddk. When debugging passthru, I click the reported error in the output column, but I cannot return to the place where the program error occurred. However, this situation does not oc...
ltfss Embedded System
LPC11U14 PS2 protocol
Has anyone used the ordinary GPIO of LPC11xx to simulate the transmission and reception of PS2 protocol? How to implement the program? Thank you!...
samson0 NXP MCU
Does anyone know if there is a Chinese version of ISO26262?
Does anyone know if there is a Chinese version of ISO26262?Does anyone know if there is a Chinese version of ISO26262? I have been looking for a Chinese version but haven't found one. Does anyone know...
pubuzhixia Microcontroller MCU
ADI System Solution Selection: Smart Energy Harvesting and Low Power Fault Indicator Design
[size=3]EEWORLD has carefully selected fresh and popular solutions for everyone in the ADI System Solution Selection Zone for download and reference. [/size] [size=3]Click to enter the [url=//1.eewimg...
EEWORLD社区 Industrial Control Electronics
Delta-Sigma ADCs in a nutshell: Noise vs. data rate
[p=16, null, left][color=rgb(51, 51, 51)][font=Arial, Helvetica, sans-serif, 宋体][size=12px]When it comes to signal noise, "effective precision" describes the number of useful bits of an analog-to-digi...
wstt Microcontroller MCU
Inclination and acceleration sensors for bridge monitoring
Hello, friends of the Electronic Engineering Forum, there is a bridge structure monitoring project recently, which requires the use of inclination and acceleration sensors with digital signal output, ...
知物云 Sensor

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1135  2381  599  219  2805  23  48  13  5  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号