SN5451W datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> logic> SN5451W

SN5451W: DescriptionTTL/H/L SERIES, DUAL 4-INPUT AND-OR-INVERT GATE, CDFP14, CERAMIC, FP-14; Categorylogic logic; File Size187KB，8 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN5451W Overview

TTL/H/L SERIES, DUAL 4-INPUT AND-OR-INVERT GATE, CDFP14, CERAMIC, FP-14

SN5451W Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	DFP
package instruction	DFP, FL14,.3
Contacts	14
Reach Compliance Code	not_compliant
Other features	CENTER PIN VCC AND GND
series	TTL/H/L
JESD-30 code	R-GDFP-F14
length	9.21 mm
Load capacitance (CL)	15 pF
Logic integrated circuit type	AND-OR-INVERT GATE
Number of functions	2
Number of entries	4
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DFP
Encapsulate equivalent code	FL14,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	14 mA
propagation delay (tpd)	15 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	2.03 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	6.29 mm
Base Number Matches	1

SN5451W Related Products

	SN5451W	SN74LS51J	SN54H51J	SN7451N	SN74H51N	SN54L51J	SN74S51FN	SN74H51J	SN54H51W
Description	TTL/H/L SERIES, DUAL 4-INPUT AND-OR-INVERT GATE, CDFP14, CERAMIC, FP-14	IC LS SERIES, DUAL 6-INPUT AND-OR-INVERT GATE, CDIP14, Gate	TTL/H/L SERIES, DUAL 4-INPUT AND-OR-INVERT GATE, CDIP14	AND-OR-invert Gates 14-PDIP 0 to 70	TTL/H/L SERIES, DUAL 4-INPUT AND-OR-INVERT GATE, PDIP14	IC TTL/H/L SERIES, DUAL 6-INPUT AND-OR-INVERT GATE, CDIP14, Gate	IC S SERIES, DUAL 4-INPUT AND-OR-INVERT GATE, PQCC20, Gate	TTL/H/L SERIES, DUAL 4-INPUT AND-OR-INVERT GATE, CDIP14	TTL/H/L SERIES, DUAL 4-INPUT AND-OR-INVERT GATE, CDFP14
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant
series	TTL/H/L	LS	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	S	TTL/H/L	TTL/H/L
JESD-30 code	R-GDFP-F14	R-GDIP-T14	R-GDIP-T14	R-PDIP-T14	R-PDIP-T14	R-GDIP-T14	S-PQCC-J20	R-GDIP-T14	R-GDFP-F14
length	9.21 mm	19.56 mm	19.56 mm	19.305 mm	19.305 mm	19.56 mm	8.9662 mm	19.56 mm	9.21 mm
Load capacitance (CL)	15 pF	15 pF	25 pF	15 pF	25 pF	50 pF	15 pF	25 pF	25 pF
Logic integrated circuit type	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE
Number of functions	2	2	2	2	2	2	2	2	2
Number of entries	4	6	4	4	4	6	4	4	4
Number of terminals	14	14	14	14	14	14	20	14	14
Maximum operating temperature	125 °C	70 °C	125 °C	70 °C	70 °C	125 °C	70 °C	70 °C	125 °C
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DFP	DIP	DIP	DIP	DIP	DIP	QCCJ	DIP	DFP
Encapsulate equivalent code	FL14,.3	DIP14,.3	DIP14,.3	DIP14,.3	DIP14,.3	DIP14,.3	LDCC20,.4SQ	DIP14,.3	FL14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE	CHIP CARRIER	IN-LINE	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Maximum supply current (ICC)	14 mA	2.8 mA	24 mA	14 mA	24 mA	1.3 mA	22 mA	24 mA	24 mA
propagation delay (tpd)	15 ns	20 ns	11 ns	22 ns	11 ns	60 ns	5.5 ns	11 ns	11 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	NO	NO	NO	NO	NO	NO	NO
Maximum seat height	2.03 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm	4.57 mm	5.08 mm	2.03 mm
Maximum supply voltage (Vsup)	5.5 V	5.25 V	5.5 V	5.25 V	5.25 V	5.5 V	5.25 V	5.25 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.75 V	4.5 V	4.75 V	4.75 V	4.5 V	4.75 V	4.75 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	NO	NO	NO	NO	YES	NO	YES
technology	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	MILITARY	COMMERCIAL	MILITARY	COMMERCIAL	COMMERCIAL	MILITARY	COMMERCIAL	COMMERCIAL	MILITARY
Terminal form	FLAT	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	J BEND	THROUGH-HOLE	FLAT
Terminal pitch	1.27 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	1.27 mm	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	QUAD	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	6.29 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm	8.9662 mm	7.62 mm	6.29 mm
package instruction	DFP, FL14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DIP, DIP14,.3	-	DIP, DIP14,.3	DFP, FL14,.3
Other features	CENTER PIN VCC AND GND	ASYMMETRICAL INPUTS	-	ANOTHER FUNCTION HAS 6 INPUT	-	ASYMMETRICAL INPUTS	-	-	CENTER PIN VCC AND GND
Maker	-	Texas Instruments	-	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments

Recommended Resources

A circuit diagram for channel monitoring using AD5380 multi-channel DAC

High Stability Thermocouple Amplifier

Liquid level automatic control circuit using power switch integrated circuit 2

Circuit diagram of using a comparator to set the undersaturation protection threshold voltage of UAA4002 higher than 5.5V

Fourth gear delay self-extinguishing circuit

Modulated photoelectric isolation circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components