EEWORLDEEWORLDEEWORLD

Part Number

Search

BR412-40-100

Description
Rectifier Diode, 1 Element, 0.1A, 40000V V(RRM), Silicon, COMPACT, MINIATURE PACKAGE-2
CategoryDiscrete semiconductor    diode   
File Size166KB,2 Pages
ManufacturerEDAL
Websitehttp://www.edal.com/
Download Datasheet Parametric View All

BR412-40-100 Overview

Rectifier Diode, 1 Element, 0.1A, 40000V V(RRM), Silicon, COMPACT, MINIATURE PACKAGE-2

BR412-40-100 Parametric

Parameter NameAttribute value
package instructionO-XALF-W2
Contacts2
Reach Compliance Codeunknown
ECCN codeEAR99
Shell connectionISOLATED
ConfigurationSINGLE
Diode component materialsSILICON
Diode typeRECTIFIER DIODE
JESD-30 codeO-XALF-W2
Number of components1
Number of terminals2
Maximum output current0.1 A
Package body materialUNSPECIFIED
Package shapeROUND
Package formLONG FORM
Certification statusNot Qualified
Maximum repetitive peak reverse voltage40000 V
Maximum reverse recovery time0.25 µs
surface mountNO
Terminal formWIRE
Terminal locationAXIAL
Base Number Matches1
[ESP32 Learning_1] The first ESP32-S3 example - hello_world
[i=s]This post was last edited by mars4zhu on 2022-7-16 20:00[/i]The first ESP32-S3 example - hello_worldCompile and runFollowing the step-by-step instructions in the document, execute the following c...
mars4zhu DigiKey Technology Zone
[Xiao Meige FPGA Advanced Tutorial] Chapter 11 Four-channel Amplitude-Frequency-Phase Adjustable DDS Signal Generator
[align=center][color=#000][size=15px][b][size=6]XI. Four-channel DDS signal generator with adjustable amplitude, frequency and phase[/size][/b][/size][/color][/align] [align=center][color=#000][size=1...
芯航线跑堂 FPGA/CPLD
What to do after wince starts and initializes FLASH?
Please tell me, when wince starts, what operations are performed after initializing FLASH? How can I know whether FLASH initialization is successful? Thank you...
xfzhaoyong Embedded System
Xi'an Datang Telecom FPGA/CPLD Design Experience Sharing
Let's learn together and make progress together. . . . [[i] This post was last edited by Heshixifengbeihuashan on 2010-11-22 10:56 [/i]]...
何事西风悲画扇 FPGA/CPLD
EMIF SDRAM Addressing
[size=5][color=#0000ff]EMIF_SDRAM I wrote a question about it before. Now I want to ask how the address of SDRAM is obtained. I know that SDRAM is divided into row address and column address. But I do...
YXQWXN DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 314  96  1934  1160  909  7  2  39  24  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号