NAND16GW3C4BN1E datasheet, PDF

Datasheet> All Categories > storage> storage> NAND16GW3C4BN1E

NAND16GW3C4BN1E: Description8 or 16 Gbit, 2112 byte page, 3 V supply, multilevel, multiplane, NAND Flash memory; Categorystorage storage; File Size1MB，60 Pages; ManufacturerNumonyx ( Micron ); Websitehttps://www.micron.com

Download Datasheet Parametric View All

NAND16GW3C4BN1E Overview

8 or 16 Gbit, 2112 byte page, 3 V supply, multilevel, multiplane, NAND Flash memory

NAND16GW3C4BN1E Parametric

Parameter Name	Attribute value
Maker	Numonyx ( Micron )
Parts packaging code	TSOP
package instruction	TSOP1,
Contacts	48
Reach Compliance Code	unknown
ECCN code	3A991.B.1.A
Maximum access time	25 ns
JESD-30 code	R-PDSO-G48
length	18.4 mm
memory density	17179869184 bit
Memory IC Type	FLASH
memory width	8
Number of functions	1
Number of terminals	48
word count	2147483648 words
character code	2000000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	2GX8
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP1
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Parallel/Serial	PARALLEL
Programming voltage	3 V
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
type	MLC NAND TYPE
width	12 mm

Preview

Download Datasheet

View All

NAND08GW3C2B

NAND16GW3C4B

8 or 16 Gbit, 2112 byte page,

3 V supply, multilevel, multiplane, NAND Flash memory

Target Specification

Features

■

High density multilevel cell (MLC) Flash

memory

– Up to 16 Gbit memory array

– Up to 512 Mbit spare area

– Cost-effective solutions for mass storage

applications

NAND interface

– x8 bus width

– Multiplexed address/data

Supply voltage: V

= 2.7 to 3.6 V

Page size: (2048 + 64 spare) bytes

Block size: (256K + 8K spare) bytes

Multiplane architecture

– Array split into two independent planes

– Program/erase operations can be

performed on both planes at the same time

Memory cell array:

(2 K + 64 ) bytes x 128 pages x 4096 blocks

Page read/program

– Random access: 60 µs (max)

– Sequential access: 25 ns (min)

– Page program operation time: 800 µs (typ)

Multipage program time (2 pages): 800 µs (typ)

Copy-back program

– Fast page copy

Fast block erase

– Block erase time: 2.5 ms (typ)

Multiblock erase time (2 blocks): 2.5 ms (typ)

Status register

Electronic signature

■

TSOP48 12 x 20 mm (N)

■

LGA52 12 x 17 mm (N)

■

Serial number option

Chip enable ‘don’t care’

Data protection

– Hardware program/erase locked during

power transitions

Development tools

– Error correction code models

– Bad block management and wear leveling

algorithm

– HW simulation models

Data integrity

– 10,000 program/erase cycles (with ECC)

– 10 years data retention

ECOPACK

packages available

■

March 2008

Rev 2

1/60

www.numonyx.com

This is preliminary information on a new product foreseen to be developed. Details are subject to change without notice.

NAND08GW3C2B, NAND16GW3C4B

Contents

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Memory array organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

2.1

Bad blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Signal descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.1

3.2

3.3

3.4

3.5

3.6

3.7

3.8

3.9

3.10

Inputs/outputs (I/O0-I/O7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Address Latch Enable (AL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Command Latch Enable (CL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Chip Enable (E

, E

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Read Enable (R) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Write Enable (W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Write Protect (WP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Ready/Busy (RB

, RB

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Bus operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

4.1

4.2

4.3

4.4

4.5

4.6

Command input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Address input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Data input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Data output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Write protect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Standby . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Command set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Device operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

6.1

6.2

6.3

6.4

Read memory array . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Random read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Page read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Page program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

2/60

NAND08GW3C2B, NAND16GW3C4B

6.5

6.6

6.7

6.8

6.9

6.10

6.11

6.12

6.13

Sequential input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Random data input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Copy-back program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Multiplane copy-back program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Multiplane page program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Block Erase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Multiplane block erase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Read Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

6.13.1

6.13.2

6.13.3

Write protection bit (SR7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

P/E/R controller bit (SR6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Error bit (SR0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

6.14

Read electronic signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Concurrent operations and ERS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Data protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Software algorithms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

9.1

9.2

9.3

9.4

9.5

Bad block management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

NAND Flash memory failure modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Garbage collection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Wear-leveling algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

Hardware simulation models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

9.5.1

9.5.2

Behavioral simulation models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

IBIS simulations models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

Program and erase times and endurance cycles . . . . . . . . . . . . . . . . . 41

Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

12.1

Ready/Busy signal electrical characteristics . . . . . . . . . . . . . . . . . . . . . . 54

Package mechanical . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

3/60

NAND08GW3C2B, NAND16GW3C4B

List of tables

Table 1.

Table 2.

Table 3.

Table 4.

Table 5.

Table 6.

Table 7.

Table 8.

Table 9.

Table 10.

Table 11.

Table 12.

Table 13.

Table 14.

Table 15.

Table 16.

Table 17.

Table 18.

Table 19.

Table 20.

Table 21.

Table 22.

Table 23.

Table 24.

Table 25.

Table 26.

Table 27.

Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Valid blocks. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Bus operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Address insertion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Address definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Paired page address information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Status Register bits. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Device identifier codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Electronic signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Electronic signature byte 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Electronic signature byte 4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

Electronic signature byte 5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

Extended Read Status Register commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Block Failure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Program and erase times and program erase endurance cycles . . . . . . . . . . . . . . . . . . . . 41

Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

Operating and AC measurement conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

DC characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

AC characteristics for command, address, data input . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

AC characteristics for operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package mechanical data. . . . . 56

LGA52 12 x 17 mm, 1 mm pitch, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . 57

Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

5/60

Recommended Resources

Inverter circuit schematic diagram of Konka LC-TM2018 LCD TV (1)

Broadband bipolar high-pass filter

HFC5221D "Don't drive after drinking, I wish you a safe journey" language integrated circuit

Combustible gas leak alarm for large gas stations

Signaling to the control room using a single wire

Color TV simple protection socket circuit

[Atmel SAM R21 Creative Competition Weekly Plan] + Peer2Peer project adds SERCOM (i2c) TWI: [Atmel SAM R21 Creative Contest Weekly Plan] +Peer2Peer Project Add SERCOM (i2c) TWI R21 does not have enough pins, so we can only consider using more peripherals to expand! Now start with the SERCOM ...; 蓝雨夜 Microchip MCU

CC3200 FreeRTOS software timer cannot enter the callback function: The CC3200 FreeRTOS software timer cannot enter the callback function. Has anyone used the FreeRTOS software timer? My configuration is as follows: /* Timer related defines. */ #define configUSE_TIMER...; awarenessxie Wireless Connectivity

cpld for signal acquisition!!: Now I want to make a voltage and frequency measurement device. I just got into CPLD, and I mainly measure the frequency of external voltage based on the reference clock signal. But I saw on the Intern...; xkwirelessgroup Embedded System

Hardware watchdog and software watchdog: Watchdogs are divided into hardware watchdogs and software watchdogs. The hardware watchdog uses a timer circuit, whose timing output is connected to the reset end of the circuit. The program clears t...; tiankai001 MCU

P87LP761 Data Sheet: P87LPC761 is a 16-pin single-chip microcomputer, suitable for many occasions requiring high integration and low cost, and can meet various performance requirements...; rain Analog electronics

Analog PID: The examples in the digital electronics book are easy to calculate, but the PID in the temperature control chip feels very strange. I calculated it and couldn't solve it. I need help with the final in...; 秋天的琴湖 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components