EEWORLDEEWORLDEEWORLD

Part Number

Search

DECLDL-2-14

Description
Active Delay Line, 2-Func, 1-Tap, Complementary Output, ECL, 0.325 INCH HEIGHT, DIP-12/8
Categorylogic    logic   
File Size951KB,2 Pages
ManufacturerEngineered Components Co.
Download Datasheet Parametric Compare View All

DECLDL-2-14 Overview

Active Delay Line, 2-Func, 1-Tap, Complementary Output, ECL, 0.325 INCH HEIGHT, DIP-12/8

DECLDL-2-14 Parametric

Parameter NameAttribute value
Parts packaging codeDIP
package instructionQIP, DIP12,.7
Contacts12/8
Reach Compliance Codeunknown
Other featuresBURNED-IN TO LEVEL B OF MIL-STD-883; TYP. ICC = 155MA; MAX TEMP. COEFF. CAPTURED
series100K
JESD-30 codeR-XDIP-P8
length22.225 mm
Logic integrated circuit typeACTIVE DELAY LINE
Number of functions2
Number of taps/steps1
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature
Output characteristicsOPEN-EMITTER
Output polarityCOMPLEMENTARY
Package body materialUNSPECIFIED
encapsulated codeQIP
Encapsulate equivalent codeDIP12,.7
Package shapeRECTANGULAR
Package formIN-LINE
power supply-4.5 V
programmable delay lineNO
Prop。Delay @ Nom-Sup14 ns
Certification statusNot Qualified
Maximum seat height8.255 mm
surface mountNO
technologyECL
Temperature levelOTHER
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationDUAL
Total delay nominal (td)14 ns
width17.78 mm
Base Number Matches1

DECLDL-2-14 Related Products

DECLDL-2-14 DECLDL-2-13.5 DECLDL-2-13 DECLDL-2-10 DECLDL-2-10.5 DECLDL-2-11 DECLDL-2-12.5 DECLDL-2-14.5 DECLDL-2-17
Description Active Delay Line, 2-Func, 1-Tap, Complementary Output, ECL, 0.325 INCH HEIGHT, DIP-12/8 Active Delay Line, 2-Func, 1-Tap, Complementary Output, ECL, 0.325 INCH HEIGHT, DIP-12/8 Active Delay Line, 2-Func, 1-Tap, Complementary Output, ECL, 0.325 INCH HEIGHT, DIP-12/8 Active Delay Line, 2-Func, 1-Tap, Complementary Output, ECL, 0.325 INCH HEIGHT, DIP-12/8 Active Delay Line, 2-Func, 1-Tap, Complementary Output, ECL, 0.325 INCH HEIGHT, DIP-12/8 Active Delay Line, 2-Func, 1-Tap, Complementary Output, ECL, 0.325 INCH HEIGHT, DIP-12/8 Active Delay Line, 2-Func, 1-Tap, Complementary Output, ECL, 0.325 INCH HEIGHT, DIP-12/8 Active Delay Line, 2-Func, 1-Tap, Complementary Output, ECL, 0.325 INCH HEIGHT, DIP-12/8 Active Delay Line, 2-Func, 1-Tap, Complementary Output, ECL, 0.325 INCH HEIGHT, DIP-12/8
Parts packaging code DIP DIP DIP DIP DIP DIP DIP DIP DIP
package instruction QIP, DIP12,.7 QIP, DIP12,.7 QIP, DIP12,.7 QIP, DIP12,.7 QIP, DIP12,.7 QIP, DIP12,.7 QIP, DIP12,.7 QIP, DIP12,.7 QIP, DIP12,.7
Contacts 12/8 12/8 12/8 12/8 12/8 12/8 12/8 12/8 12/8
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown unknown
Other features BURNED-IN TO LEVEL B OF MIL-STD-883; TYP. ICC = 155MA; MAX TEMP. COEFF. CAPTURED BURNED-IN TO LEVEL B OF MIL-STD-883; TYP. ICC = 155MA; MAX TEMP. COEFF. CAPTURED BURNED-IN TO LEVEL B OF MIL-STD-883; TYP. ICC = 155MA; MAX TEMP. COEFF. CAPTURED BURNED-IN TO LEVEL B OF MIL-STD-883; TYP. ICC = 155MA; MAX TEMP. COEFF. CAPTURED BURNED-IN TO LEVEL B OF MIL-STD-883; TYP. ICC = 155MA; MAX TEMP. COEFF. CAPTURED BURNED-IN TO LEVEL B OF MIL-STD-883; TYP. ICC = 155MA; MAX TEMP. COEFF. CAPTURED BURNED-IN TO LEVEL B OF MIL-STD-883; TYP. ICC = 155MA; MAX TEMP. COEFF. CAPTURED BURNED-IN TO LEVEL B OF MIL-STD-883; TYP. ICC = 155MA; MAX TEMP. COEFF. CAPTURED BURNED-IN TO LEVEL B OF MIL-STD-883; TYP. ICC = 155MA; MAX TEMP. COEFF. CAPTURED
series 100K 100K 100K 100K 100K 100K 100K 100K 100K
JESD-30 code R-XDIP-P8 R-XDIP-P8 R-XDIP-P8 R-XDIP-P8 R-XDIP-P8 R-XDIP-P8 R-XDIP-P8 R-XDIP-P8 R-XDIP-P8
length 22.225 mm 22.225 mm 22.225 mm 22.225 mm 22.225 mm 22.225 mm 22.225 mm 22.225 mm 22.225 mm
Logic integrated circuit type ACTIVE DELAY LINE ACTIVE DELAY LINE ACTIVE DELAY LINE ACTIVE DELAY LINE ACTIVE DELAY LINE ACTIVE DELAY LINE ACTIVE DELAY LINE ACTIVE DELAY LINE ACTIVE DELAY LINE
Number of functions 2 2 2 2 2 2 2 2 2
Number of taps/steps 1 1 1 1 1 1 1 1 1
Number of terminals 8 8 8 8 8 8 8 8 8
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
Output characteristics OPEN-EMITTER OPEN-EMITTER OPEN-EMITTER OPEN-EMITTER OPEN-EMITTER OPEN-EMITTER OPEN-EMITTER OPEN-EMITTER OPEN-EMITTER
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
Package body material UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
encapsulated code QIP QIP QIP QIP QIP QIP QIP QIP QIP
Encapsulate equivalent code DIP12,.7 DIP12,.7 DIP12,.7 DIP12,.7 DIP12,.7 DIP12,.7 DIP12,.7 DIP12,.7 DIP12,.7
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE
power supply -4.5 V -4.5 V -4.5 V -4.5 V -4.5 V -4.5 V -4.5 V -4.5 V -4.5 V
programmable delay line NO NO NO NO NO NO NO NO NO
Prop。Delay @ Nom-Sup 14 ns 13.5 ns 13 ns 10 ns 10.5 ns 11 ns 12.5 ns 14.5 ns 17 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 8.255 mm 8.255 mm 8.255 mm 8.255 mm 8.255 mm 8.255 mm 8.255 mm 8.255 mm 8.255 mm
surface mount NO NO NO NO NO NO NO NO NO
technology ECL ECL ECL ECL ECL ECL ECL ECL ECL
Temperature level OTHER OTHER OTHER OTHER OTHER OTHER OTHER OTHER OTHER
Terminal form PIN/PEG PIN/PEG PIN/PEG PIN/PEG PIN/PEG PIN/PEG PIN/PEG PIN/PEG PIN/PEG
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Total delay nominal (td) 14 ns 13.5 ns 13 ns 10 ns 10.5 ns 11 ns 12.5 ns 14.5 ns 17 ns
width 17.78 mm 17.78 mm 17.78 mm 17.78 mm 17.78 mm 17.78 mm 17.78 mm 17.78 mm 17.78 mm
Base Number Matches 1 1 1 1 1 1 1 1 1
Maker - Engineered Components Co. Engineered Components Co. Engineered Components Co. Engineered Components Co. Engineered Components Co. - - -
Pulse sequence
How to generate such a pulse group, it has high level time, low level time, pulse group interval, and number of cycles. The four quantities of this pulse group are all input by the host computer, and ...
madong286 FPGA/CPLD
PCB design, which tool software is the best?
1. Analysis of AD softwareAD (including PROTEL99) The market positioning of this software is some simple boards, such as single-chip microcomputers, simple industrial boards, and some relatively simpl...
led2015 PCB Design
About scanning wireless network channels
I developed a wireless network monitoring program using WINCE, hoping to scan the currently available wireless resources (this has been achieved). One question is, can I specify the channel to scan? T...
mufengyang Embedded System
IAR settings let the code run from reset instead of main
Project -Options -Debugger - Set up - Run to, uncheck it and re-download the program to execute it from the startup address....
fish001 Microcontroller MCU
Application of speech recognition technology based on DSP in hotel guest rooms
Application of speech recognition technology based on DSP in hotel guest rooms...
shaomingyi DSP and ARM Processors
IR2101S
Can I not add IR2101S driver MOS after pins 1.2.3.4.29.30?...
A001 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1166  2914  1445  2519  1172  24  59  30  51  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号