EEWORLDEEWORLDEEWORLD

Part Number

Search

PCS5I9653A

Description
3.3V 1:8 LVCMOS PLL Clock Generator
File Size638KB,13 Pages
ManufacturerPulseCore Semiconductor Corporation
Download Datasheet Compare View All

PCS5I9653A Overview

3.3V 1:8 LVCMOS PLL Clock Generator

November 2006
rev 0.3
3.3V 1:8 LVCMOS PLL Clock Generator
Features
1:8 PLL based low-voltage clock generator
Supports zero-delay operation
3.3V power supply
Generates clock signals up to 125MHz
PLL guaranteed to lock down to 145MHz, output
frequency = 36.25MHz
Maximum output skew of 150 pS
Differential LVPECL reference clock input
External PLL feedback
Drives up to 16 clock lines
32 lead LQFP & TQFP Packages
Industrial temperature range
Pin
and
function
compatible
to
the
PCS5I9653A
running at either 4x or 8x of the reference clock frequency.
The PCS5I9653A is guaranteed to lock in a low power PLL
mode in the high frequency range (VCO_SEL = 0) down to
PLL = 145 MHz or Fref = 36.25MHz.
The PCS5I9653A has a differential LVPECL reference
input long with an external feedback input. The device is
ideal for use as a zero delay, low skew fanout buffer. The
device performance has been tuned and optimized for zero
delay performance. The PLL_EN and BYPASS controls
select the PLL bypass configuration for test and diagnosis.
In this configuration, the selected input reference clock is
bypassing the PLL and routed either to the output dividers
or directly to the outputs. The PLL bypass configurations
are
fully
static
and
the
minimum
clock
frequency
specification and all other PLL characteristics do not apply.
The outputs can be disabled (high-impedance) and the
device reset by asserting the MR/OE pin. Asserting MR/OE
also causes the PLL to loose lock due to missing feedback
signal presence at FB_IN. Deasserting MR/OE will enable
the outputs and close the phase locked loop, enabling the
PLL to recover to normal operation. The PCS5I9653A is
fully 3.3V compatible and requires no external loop filter
components. The inputs (except PCLK) accept LVCMOS
except signals while the outputs provide LVCMOS
compatible levels with the capability to drive terminated
50Ω transmission lines. For series terminated transmission
lines, each of the PCS5I9653A outputs can drive one or
two traces giving the devices an effective fanout of 1:16.
The device is packaged in a 7x7 mm2 32-lead LQFP &
TQFP Packages.
MPC953,MPC9653A and MPC9653
Functional Description
The PCS5I9653A utilizes PLL technology to frequency lock
its outputs onto an input reference clock. Normal operation
of the PCS5I9653A requires the connection of the QFB
output to the feedback input to close the PLL feedback path
(external feedback). With the PLL locked, the output
frequency is equal to the reference frequency of the device
and VCO_SEL selects the operating frequency range of 25
to 62.5MHz or 50 to 125MHz. The two available post-PLL
dividers selected by VCO_SEL (divide-by-4 or divide-by-8)
and the reference clock frequency determine the VCO
frequency. Both must be selected to match the VCO
frequency range. The internal VCO of the PCS5I9653A is
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.

PCS5I9653A Related Products

PCS5I9653A PCS5I9653AG-32-ER PCS5I9653AG-32-LR
Description 3.3V 1:8 LVCMOS PLL Clock Generator 3.3V 1:8 LVCMOS PLL Clock Generator 3.3V 1:8 LVCMOS PLL Clock Generator
When reading the SD card, some of the data is lost and some is different. What is going on? Please help me, experienced seniors.
I recently stored data in an SD card. Since I didn't use a file system, I couldn't see the stored data, so I wrote a read function. When I displayed it through the serial port debugging assistant, som...
上帝之手 51mcu
Short circuit protection in lithium-ion battery pack
[color=rgb(68,68,68)][backcolor=rgb(255,255,255)] Lithium-ion batteries are at risk of internal short circuits due to many factors such as the material system and manufacturing process. Although lithi...
qwqwqw2088 Analogue and Mixed Signal
Schematic diagram - How does this circuit use two op amps to achieve a constant current output of 1mA?
As shown in the figure above, the red box shows the combination of two op amps outputting a 1mA constant current to the RTD (PT100) below.My questions: I don't quite understand the principle of how th...
普拉卡图 Analog electronics
D78F1203 MCU
[i=s] This post was last edited by paulhyde on 2014-9-15 09:15 [/i] NEC Cup Electronic Design Competition provides English information on the chip D78F1203 MCU...
J第二天堂Z Electronics Design Contest
MSP430 watchdog timer
The watchdog has three working modes: stop mode, timer mode, and watchdog mode. The control register WDTCTL consists of two parts. The upper 8 bits are used as passwords, and the lower 8 bits are used...
Jacktang Microcontroller MCU
Help (assembly language to realize digital display)
There is a 12-bit AD converter that converts analog quantity into digital quantity, and four seven-segment digital tubes are used to display the analog quantity. The unit machine uses an 8-bit 89C51, ...
maolv1983 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2609  2744  1757  2606  919  53  56  36  19  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号