531MB97M0000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MB97M0000BGR

531MB97M0000BGR: DescriptionLVPECL Output Clock Oscillator, 97MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB97M0000BGR Overview

LVPECL Output Clock Oscillator, 97MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB97M0000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	97 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Computer host automatic temperature control circuit

Solder spot measuring instrument circuit

Half-wave synchronous detection circuit composed of switching circuit

Slow turn-on 15V voltage regulator (1)

Isolation circuit for current-to-voltage converter

Language filter circuit

Based on TI Sitara Cortex-A8 ARM AM335x evaluation board serial port: AM335x Evaluation Board Serial Port The evaluation board has three serial ports, CON4 is USB TO UART3, CON6 is RS232 UART0, and CON8 is RS485 UART1.USB TO UART3 Serial PortUsing the CH340T chip, UART3...; 火辣西米秀 Microcontroller MCU

FPGA-based DAC0832 circuit driver code: FPGA-based DAC0832 circuit driver codeTiming:The timing here is divided into 4 stages: CS pull low, WR pull low and assignment. WR pull high, CS pull high. Code: module dac(sys_clk,reset_b,wr,cs,data)...; eeleader FPGA/CPLD

Anti-interference design principles: Anti-interference design principles...; jason050600 Analog electronics

Static resistance meter TST3822: Overview: TST3822 is suitable for student experiments and small projects. It can be controlled manually by a single unit or connected to a computer. A single computer can control 64 units. There are t...; jstestssy Test/Measurement

My electronic course schedule for college students: There are 5 days in a week, 6 classes per day, and a total of 30 classes per week. First semester of freshman year: Engineering drawing (4 classes); Mathematics (4 classes); Professional English (1) (...; 呱呱 MCU

Where should the bias be added?: The requirements are [font=宋体][size=12pt]([/size][/font][size=12pt]1[/size][font=宋体][size=12pt]) input impedance[/size][/font][font=宋体][size=12pt]≥1kΩ; single-ended input and output; amplifier load re...; woshihuxiaolind Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components