530QA237M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530QA237M000DG

530QA237M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 237MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QA237M000DG Overview

CMOS/TTL Output Clock Oscillator, 237MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QA237M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	237 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A crystal controlled local oscillator circuit diagram

Multifunctional conductivity tester circuit

Siren signal generator circuit

5V fixed output circuit diagram

DC ammeter wiring method

Tower crane wireless remote control circuit (SF05B/SJ05C)

【Analog Technology Knowledge】 Butterworth Filter: [align=center][color=#000000][b]Butterworth filter[/b][/color][/align][align=left][color=#000000]Butterworth filter is a kind of electronic filter. The characteristic of Butterworth filter is that the...; dontium Analogue and Mixed Signal

[RVB2601 Creative Application Development] Handheld Game Console (Bonus-01) Python Program to Convert Files into Arrays: I found that I needed to convert the file into an array, so I wrote a few lines of python and shared them with you: def f2s(f):h=open(f,"rb")a = h.read()h.close()i=1h=open(f+".c","wb")h.write("const u...; nemon XuanTie RISC-V Activity Zone

The interface does not display on pocket pc 2003: I am debugging a VS 2005 program under WinCE 5.0. If I select C# for VS2005, I can display a dialog box + a button on Pocket PC 2003. Under MFC smart application, a dialog box + a button cannot be dis...; d2006p Embedded System

Blue line appears in vhdl bidirectional bus buffer simulation: The original code is as follows: LIBRARY IEEE;USE IEEE.STD_LOGIC_1164.ALL;ENTITY bio_buffer ISPORT(a,b:INOUT STD_LOGIC;en,dr :IN STD_LOGIC);END ENTITY; ARCHITECTURE behaver OF bio_buffer ISSIGNAL aout...; 洽洽香瓜子 FPGA/CPLD

What software is better for buck circuit simulation: The BUCK circuit uses pwm control for the switch tube. Which software is better? I have tried protel99 and OCCAD pispice before. These two software can only simulate components in the simulation libra...; 喜鹊王子 TI Technology Forum

[FPGA Open Source Tutorial Series] Chapter 15: FIFO Using Embedded Block RAM: [align=center][color=#000][size=15px][b][size=6]FIFO used by embedded block RAM[/size][/b][/size][/color][/align ] [align=center][color=#000][size=15px][flash=500,375]https://imgcache.qq.com/tencentvi...; 芯航线跑堂 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components