531SA608M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531SA608M000DG

531SA608M000DG: DescriptionLVDS Output Clock Oscillator, 608MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SA608M000DG Overview

LVDS Output Clock Oscillator, 608MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SA608M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	608 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Basic application circuit of thermistor a

Diode, resistance and capacitance spark elimination circuitb

Bandpass filter circuit composed of single power supply op amp 8FC7

function generator

Fully automatic charger circuit

875p computer motherboard circuit diagram_067

SPI port problem of msp430f2274: Hello everyone, I am learning to use the msp430f2274 microcontroller, and I want to use two SPI ports at the same time. But I found that UCA0CLK and UCB0STE are multiplexed, and UCA0STE and UCB0CLK ar...; cqr Microcontroller MCU

EE_FPGA Basic Tutorial Series--NO.2--Building the First Quartus Project: [[i]This post was last edited by xieqiang on 2011-5-12 11:26[/i]]...; chenzhufly FPGA/CPLD

I need help with the F149 program for TN901 infrared temperature measurement. (I only have the 51 program): #include "reg52.h" #include "intrins.h" #define uchar unsigned char #define uint unsigned int /************* 1602LCD pin definition****************/ #define LCD_data P0 //Data port sbit RS = P2^6; //R...; sw3926 Microcontroller MCU

Design of IoT gateway based on Zigbee (Graduation Project, what books should I read, help): There are four students, A, B, C, and D. The teacher asked B, C, and D to do detection and transmission based on Zigbee. A was asked to design an IoT gateway system: receive Zigbee data (see the micro...; hualinlong4484 RF/Wirelessly

"Classic DSP C program and assembler library/common routines"——Study materials! !: http://sanhengxing.com/xzindex.asp There are other information about single-chip microcomputers, I wonder if you need it, everyone go and have a look! About DSP DSP (digital singnal processor) is a un...; hegip Embedded System

verilog HDL 编程问题求教？: 以下是一个简答的3-8译码器的代码： [align=left]module decoder_38(din,en,dout);[/align]input en; [align=left]input[2:0] din;[/align][align=left]output[7:0] dout;[/align][align=left]reg[7:0] dout;[/align ][align=left]a...; 喜鹊王子 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components