IDT71V25761SA183BG8 datasheet, PDF

Datasheet> All Categories > storage> storage> IDT71V25761SA183BG8

IDT71V25761SA183BG8: DescriptionCache SRAM, 128KX36, 3.3ns, CMOS, PBGA119, BGA-119; Categorystorage storage; File Size510KB，23 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT71V25761SA183BG8 Overview

Cache SRAM, 128KX36, 3.3ns, CMOS, PBGA119, BGA-119

IDT71V25761SA183BG8 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	BGA
package instruction	BGA-119
Contacts	119
Reach Compliance Code	not_compliant
ECCN code	3A991.B.2.A
Maximum access time	3.3 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	183 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B119
JESD-609 code	e0
length	22 mm
memory density	4718592 bit
Memory IC Type	CACHE SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	119
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA119,7X17,50
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
power supply	2.5,3.3 V
Certification status	Not Qualified
Maximum seat height	2.36 mm
Maximum standby current	0.03 A
Minimum standby current	3.14 V
Maximum slew rate	0.34 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

128K X 36, 256K X 18

3.3V Synchronous SRAMs

2.5V I/O, Pipelined Outputs,

Burst Counter, Single Cycle Deselect

IDT71V25761

IDT71V25781

Features

128K x 36, 256K x 18 memory configurations

Supports high system speed:

Commercial:

– 200MHz 3.1ns clock access time

Commercial and Industrial:

– 183MHz 3.3ns clock access time

– 166MHz 3.5ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

2.5V I/O

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array

Description

The IDT71V25761/781 are high-speed SRAMs organized as 128K

x 36/256K x 18. The IDT71V25761/781 SRAMs contain write, data,

address and control registers. Internal logic allows the SRAM to generate

a self-timed write based upon a decision which can be left until the end of

the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V25761/718 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V25761/781 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and 165 fine pitch ball grid array (fBGA).

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5297 tbl 01

NOTE:

and

are not applicable for the IDT71V25781.

OCTOBER 2000

DSC-5297/01

Recommended Resources

Digital voltmeter

Analysis of internal reset circuit diagram of microcontroller

Sub-ultrasonic remote control circuit

Rice cooker timer circuit

High-performance DC regulated power supply circuit diagram produced by MC3346

Safety protection circuit

I developed an OCX. How can I register it on the PDA? How can I use the program to achieve this?: I developed an OCX. How can I register it on the PDA? How can I use the program to achieve it? What resources do I need?...; pipingtom Embedded System

【TI course sharing】+BLE learning process!: I have always wanted to learn about BLE. There is a big difference between BLE and ordinary IC Bluetooth. The hardware is very small, and there may be fewer channels and lower power. The test methods ...; samhuang8204 Wireless Connectivity

LM3S9B96 sends data to PC via CAN?: LM3S9B96 sends data to PC via CAN. If the PC uses USB port, do I need to buy a CAN to USB card? If I don't use CAN but use Ethernet directly, what should I buy? Or can I just connect the Ethernet cabl...; 喜鹊王子 TI Technology Forum

Timer: TBCCTL0 = CCIE; // TRCCR0 interrupt ena××edTBCCR0 = 1000-1;TBCTL = TBSSEL_1 + MC_1; // ACLK,why is TBCCR0 = 1000 instead of TBCCR0 = 1000-1 in up mode? Is it a special case in up counting mode?...; xihai Microcontroller MCU

How to display the external pulse?: I wrote a program to measure external pulses, but how can I display it with a digital tube? The following program cannot measure the pulse width, but the digital tube should be able to display TH0 and...; skyman_liu MCU

Questions about Vxworks development tools: I downloaded several development tools from the website: [VxWorks6.2.&.Workbench.2.4].VxWorks6.2_Arm.zip [VxWorks6.2.&.Workbench.2.4].Wind.River.GNU.Compiler.3.3.2.for.VxWorks.6.2.iso [VxWorks6.2.&.Wo...; mfg875 Real-time operating system RTOS

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components