AT84AD001BITD datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> converter> AT84AD001BITD

AT84AD001BITD: DescriptionADC, Proprietary Method, 8-Bit, 1 Func, 2 Channel, Parallel, 8 Bits Access, BICMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, LQFP-144; CategoryAnalog mixed-signal IC converter; File Size2MB，68 Pages; Manufacturere2v technologies

Download Datasheet Parametric Compare View All

AT84AD001BITD Overview

ADC, Proprietary Method, 8-Bit, 1 Func, 2 Channel, Parallel, 8 Bits Access, BICMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, LQFP-144

AT84AD001BITD Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	e2v technologies
Parts packaging code	QFP
package instruction	20 X 20 MM, 1.40 MM HEIGHT, LQFP-144
Contacts	144
Reach Compliance Code	unknown
ECCN code	3A991.C.1
Maximum analog input voltage	0.55 V
Minimum analog input voltage	0.45 V
Converter type	ADC, PROPRIETARY METHOD
JESD-30 code	S-PQFP-G144
JESD-609 code	e0
length	20 mm
Maximum linear error (EL)	0.3906%
Number of analog input channels	2
Number of digits	8
Number of functions	1
Number of terminals	144
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output bit code	BINARY
Output format	PARALLEL, 8 BITS
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	240
Certification status	Not Qualified
Sampling rate	1000 MHz
Sample and hold/Track and hold	SAMPLE
Maximum seat height	1.6 mm
Nominal supply voltage	3.3 V
surface mount	YES
technology	BICMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	20 mm

Preview

Download Datasheet

View All

AT84AD001B

Dual 8-bit 1 Gsps ADC

Datasheet

1. Features

•

Dual ADC with 8-bit Resolution

1 Gsps Sampling Rate per Channel, 2 Gsps in Interleaved Mode

Single or 1:2 Demultiplexed Output

LVDS Output Format (100Ω)

500 mVpp Analog Input (Differential Only)

Differential or Single-ended 50Ω PECL/LVDS Compatible Clock Inputs

Power Supply: 3.3V (Analog), 3.3V (Digital), 2.25V (Output)

LQFP144 or LQFP-ep 144L Green Packages

Temperature Range:

– 0°C < T

amb

< 70° C (Commercial Grade)

– –40°C < T

amb

< 85° C (Industrial Grade)

•

3-wire Serial Interface

– 16-bit Data, 3-bit Address

– 1:2 or 1:1 Output Demultiplexer Ratio Selection

– Full or Partial Standby Mode

– Analog Gain (± 1.5 dB) Digital Control

– Input Clock Selection

– Analog Input Switch Selection

– Binary or Gray Logical Outputs

– Synchronous Data Ready Reset

– Data Ready Delay Adjustable on Both Channels

– Interleaving Functions:

• Offset and Gain (Channel to Channel) Calibration

• Digital Fine SDA (Fine Sampling Delay Adjust) on One Channel

– Internal Static or Dynamic Built-In Test (BIT)

2. Performance

•

Low Power Consumption: 0.7W Per Channel

Power Consumption in Standby Mode: 120 mW

1.5 GHz Full Power Input Bandwidth (–3 dB)

SNR = 42 dB Typ (6.8 ENOB), THD = –51 dBc, SFDR = –54 dBc at Fs = 1 Gsps

Fin = 500 MHz

•

2-tone IMD3: –54 dBc (499 MHz, 501 MHz) at 1 Gsps

•

DNL = 0.25 LSB, INL = 0.5 LSB

•

Low Bit Error Rate (10

–13

) at 1 Gsps

Visit our website: www.e2v.com

for the latest version of the datasheet

e2v semiconductors SAS 2009

AT84AD001B

3. Application

•

Digital Oscilloscopes

Communication Receivers (I/Q)

Direct RF Down Conversion

High Speed Data Acquisition

Radar/ECM

4. Description

The AT84AD001B is a monolithic dual 8-bit analog-to-digital converter, offering low 1.4W power con-

sumption and excellent digitizing accuracy. It integrates dual on-chip track/holds that provide an

enhanced dynamic performance with a sampling rate of up to 1 Gsps and an input frequency bandwidth

of over 1.5 GHz. The dual concept, the integrated demultiplexer and the easy interleaving mode make

this device user-friendly for all dual channel applications, such as direct RF conversion or data acquisi-

tion. The

smart

function of the 3-wire serial interface eliminates the need for external components, which

are usually necessary for gain and offset tuning and setting of other parameters, leading to space and

power reduction as well as system flexibility.

5. Functional Description

The AT84AD001B is a dual 8-bit 1 Gsps ADC based on advanced high-speed BiCMOS technology.

Each ADC includes a front-end analog multiplexer followed by a Sample and Hold (S/H), and an 8-bit

flash-like architecture core analog-to-digital converter. The output data is followed by a switchable 1:1 or

1:2 demultiplexer and LVDS output buffers (100Ω).

Two over-range bits are provided for adjustment of the external gain control on each channel.

A 3-wire serial interface (3-bit address and 16-bit data) is included to provide several adjustments:

• Analog input range adjustment (±1.5 dB) with 8-bit data control using a 3-wire bus interface (steps of

0.011 dB)

• Analog input switch: both ADCs can convert the same analog input signal I or Q

• Gray or binary encoder output. Output format: DMUX 1:1 or 1:2 with control of the output frequency

on the data ready output signal

• Partial or full standby on channel I or channel Q

• Clock selection:

– Two independent clocks: CLKI and CLKQ

– One master clock (CLKI) with the same phase for channel I and channel Q

– One master clock but with two phases (CLKI for channel I and CLKIB for channel Q)

• ISA: Internal Settling Adjustment on channel I and channel Q

• FiSDA: Fine Sampling Delay Adjustment on channel Q

• Adjustable Data Ready Output Delay on both channels

• Test mode: decimation mode (by 16), Built-In Test

A calibration phase is provided to set the two DC offsets of channel I and channel Q close to code 127.5

and calibrate the two gains. The offset and gain error can also be set externally via the 3-wire serial

interface.

0817I–BDC–09/09

e2v semiconductors SAS 2009

AT84AD001BITD Related Products

	AT84AD001BITD	AT84AD001BVEPW	AT84AD001BCEPW	AT84XAD001BEPW	AT84AD001BCTD
Description	ADC, Proprietary Method, 8-Bit, 1 Func, 2 Channel, Parallel, 8 Bits Access, BICMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, LQFP-144	ADC, Proprietary Method, 8-Bit, 1 Func, 2 Channel, Parallel, 8 Bits Access, BICMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, GREEN, MS-026, LQFP-144	ADC, Proprietary Method, 8-Bit, 1 Func, 2 Channel, Parallel, 8 Bits Access, BICMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, GREEN, MS-026, LQFP-144	ADC, Proprietary Method, 8-Bit, 1 Func, 2 Channel, Parallel, 8 Bits Access, BICMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, GREEN, MS-026, LQFP-144	ADC, Proprietary Method, 8-Bit, 1 Func, 2 Channel, Parallel, 8 Bits Access, BICMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, LQFP-144
Maker	e2v technologies	e2v technologies	e2v technologies	e2v technologies	e2v technologies
Parts packaging code	QFP	QFP	QFP	QFP	QFP
package instruction	20 X 20 MM, 1.40 MM HEIGHT, LQFP-144	20 X 20 MM, 1.40 MM HEIGHT, GREEN, MS-026, LQFP-144	20 X 20 MM, 1.40 MM HEIGHT, GREEN, MS-026, LQFP-144	20 X 20 MM, 1.40 MM HEIGHT, GREEN, MS-026, LQFP-144	20 X 20 MM, 1.40 MM HEIGHT, LQFP-144
Contacts	144	144	144	144	144
Reach Compliance Code	unknown	unknown	unknown	compliant	unknown
ECCN code	3A991.C.1	3A991.C.1	3A991.C.1	3A991.C.1	3A991.C.1
Maximum analog input voltage	0.55 V	0.55 V	0.55 V	0.55 V	0.55 V
Minimum analog input voltage	0.45 V	0.45 V	0.45 V	0.45 V	0.45 V
Converter type	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD
JESD-30 code	S-PQFP-G144	S-PQFP-G144	S-PQFP-G144	S-PQFP-G144	S-PQFP-G144
length	20 mm	20 mm	20 mm	20 mm	20 mm
Maximum linear error (EL)	0.3906%	0.3906%	0.3906%	0.3906%	0.3906%
Number of analog input channels	2	2	2	2	2
Number of digits	8	8	8	8	8
Number of functions	1	1	1	1	1
Number of terminals	144	144	144	144	144
Output bit code	BINARY	BINARY	BINARY	BINARY	BINARY
Output format	PARALLEL, 8 BITS	PARALLEL, 8 BITS	PARALLEL, 8 BITS	PARALLEL, 8 BITS	PARALLEL, 8 BITS
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LFQFP	HLFQFP	HLFQFP	HLFQFP	LFQFP
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, HEAT SINK/SLUG, LOW PROFILE, FINE PITCH	FLATPACK, HEAT SINK/SLUG, LOW PROFILE, FINE PITCH	FLATPACK, HEAT SINK/SLUG, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Sampling rate	1000 MHz	1000 MHz	1000 MHz	1000 MHz	1000 MHz
Sample and hold/Track and hold	SAMPLE	SAMPLE	SAMPLE	SAMPLE	SAMPLE
Maximum seat height	1.6 mm	1.6 mm	1.6 mm	1.6 mm	1.6 mm
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES
technology	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD
width	20 mm	20 mm	20 mm	20 mm	20 mm
Maximum operating temperature	85 °C	85 °C	70 °C	-	70 °C
Temperature level	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	-	COMMERCIAL

Recommended Resources

Internal structure block diagram of MN6475A chip

Rice cooker circuit drawing 22_Valeo

555 Sun brand car alarm circuit

5A regulated power supply circuit composed of LM340T integrated voltage regulator (powering TTL integrated circuits)

LM567 is used as frequency selection, frequency modulation and demodulation application circuit

JJ2B-5.5(7.5) type variable voltage starter circuit

testbench: The following simulation errors occurred in moddelsim: vhdl compiler exiting; vcom failed;Which expert can explainlibrary ieee;use ieee.std_logic_1164.all;entity test is end entity test;architecture t...; BasaraTama FPGA/CPLD

The History of DSP and Why No One Mentions DSP Anymore: [size=4][color=#000000][backcolor=white] DSP (Digital Signal Processing) is digital signal processing technology, and DSP chip refers to the chip that can realize digital signal processing technology....; Jacktang DSP and ARM Processors

[Transfer]TI ZigBee FAQ Frequently Asked Questions: TI ZigBee FAQ Frequently Asked Questions [/size] Reprinted from: [url=http://www.deyisupport.com/question_answer/wireless_connectivity/zigbee/f/104/t/75525.aspx]http://www.deyisupport.com/question_ans...; dontium RF/Wirelessly

RISC-V MCU IDE MRS (MounRiver Studio) development: Add standard math library reference: In embedded development, we often need to call some mathematical functions, such as pow, acos, asin, sqrt, etc. At this time, we need to add a reference to the standard math library. Taking RISC-V IDE...; Moiiiiilter MCU

FPGA core voltage has very low resistance to ground: I am using an Altera FPGA. When the chip is not attached to the board, the core voltage and ground are disconnected. After the FPGA and chip are attached, the core voltage to ground resistance is only...; zsk1024 FPGA/CPLD

Errors in compiling iar for msp430: Fatal Error[Cp001]: Copy protection check, No valid license found for this product [20] Done. 1 error(s), 0 warning(s). Run as administrator and change the lowercase letters of the 0x... string in the...; zhaoxiao2 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components