EEWORLDEEWORLDEEWORLD

Part Number

Search

530AB1393M00DGR

Description
LVPECL Output Clock Oscillator, 1393MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530AB1393M00DGR Overview

LVPECL Output Clock Oscillator, 1393MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB1393M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1393 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
What is PENA in the technical manual spnu515c.pdf of TMS570LS1227? ? ?
What is PENA in the flowchart under 25.2 Quick Start Guide in the technical manual spnu515c.pdf of TMS570LS1227? ? ? I searched on Baidu, but there is no simple explanation. I don’t know if my search ...
dnmy_2017dy TI Technology Forum
Smart car power supply problem
I have been working on a smart car recently. The basic schematic diagram has been completed and it is now in the experimental stage of each module. In order to ensure the stability of the car control ...
五加一等于六 51mcu
Let's talk about VHDL
I have recently started to learn EDA. I have read VHDL but have not started any programming practice. I want to know if I must know the structure of some basic devices before I can master VHDL, such a...
oyxian Embedded System
There are more and more people dying suddenly now, and they are all young people
Everyone should take proper rest, exercise when you need to, give up when you need to, don't work too hard for RMB, if you don't have life, no matter how much money you have, it will be useless....
maoshen Talking
Today I went to the schematic diagram of the 4-layer board in the previous activity. The level conversion chip also has a switching power supply chip. I want to ask the difference
Switching power supply chips also convert a voltage value into another voltage value, such as: 12V->5V 12V->3.3V Level conversion chips also have 3.3V->5V 5V->3.3V What I searched is that level conver...
chen468859 PCB Design
[AN-1169 Application Note] Linear Gain Setting Mode: Detailed Description
Introduction Digital potentiometers are often used to digitally program the gain in amplifiers or to set the output voltage of power regulators, as shown in Figures 1 and 2....
EEWORLD社区 ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1180  832  1346  2132  2515  24  17  28  43  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号