BJTTLDL075M datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> BJTTLDL075M

BJTTLDL075M: DescriptionActive Delay Line, 1-Func, 5-Tap, True Output, TTL, CDSO8, CERAMIC, MODULE, SMT, DIP-14/8; Categorylogic logic; File Size118KB，2 Pages; ManufacturerPulse Electronics

Download Datasheet Parametric View All

BJTTLDL075M Overview

Active Delay Line, 1-Func, 5-Tap, True Output, TTL, CDSO8, CERAMIC, MODULE, SMT, DIP-14/8

BJTTLDL075M Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Pulse Electronics
Parts packaging code	SOIC
package instruction	CERAMIC, MODULE, SMT, DIP-14/8
Contacts	14/8
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	MAX FAN OUT OF 10 LOADS; MAX RISE TIME CAPTURED; TEMP. COEFF. SPECIFIED OVER 0 TO 70 DEG. CEL.
series	TTL
JESD-30 code	R-CDSO-J8
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	5
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	TRUE
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	SOJ
Encapsulate equivalent code	SOJ14,.5
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
programmable delay line	NO
Prop。Delay @ Nom-Sup	75 ns
Certification status	Not Qualified
Filter level	MIL-STD-883 Class C
Maximum seat height	4.826 mm
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	MILITARY
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	75 ns

Preview

Download Datasheet

View All

High-Performance Surface-Mount

TTL Delay Lines

Five equal taps in 20% increments of total delay.

Lumped constant, active series.

Transfer-molded packaging for highest reliability.

Designed for leading edge timing. Trailing edge

CTTLDL,

BJTTLDL,

GBTTLDL,

BTTLDL

Military models with temperature range -55 to

timing available.

Supports Schottky TTL, FAST, and FACT logics.

Fanout 1 -- 20 loads; logic 0 -- 10 loads.

Temperature coefficient +2 ns or +4% (whichever is

greater) at maximum delay, 0 to 70oC.

+125

C and ceramic package IC to meet MIL-STD-

883C, but not screened to that specification, add

suffix “M” to part number.

Military models as above, but with ceramic package

IC screened to MIL-STD 883C and 38510, add

suffix “MX” to part number.

Military models as “MX” above, but with in-house

burn-in and thermal shock, add suffix “MY”.

LOW PROFILE SURFACE-MOUNT 5-TAP TTL DELAY LINES

TAP D ELA YS (ns)

T ECH NITROL

PART NO.

CT TLDL025

CT TLDL050

CT TLDL075

CT TLDL100

CT TLDL125

CT TLDL150

CT TLDL200

ALL TAPS

O.175”

MAX

HEIGHT

5.0

10.0

15.0

20.0

25.0

30.0

40.0

10.0

20.0

30.0

40.0

50.0

60.0

80.0

15.0

30.0

45.0

60.0

75.0

90.0

120.0

20.0

40.0

60.0

80.0

100.0

120.0

160.0

25.0

50.0

75.0

100.0

125.0

150.0

200.0

2.0

5.0

6.0

7.0

For TTL delay lines qualified

to MIL-D-83532, refer to PSC

information sheet entitled

“QPL Active Delay Lines.”

Delay Characteristics measured at Vcc = 5.0V, 25

C, no load.

Delay Tolerance +2 ns or 5%, whichever is greater.

Rise time measured @ 0.8V to 2.0V levels.

For minimum input pulse width -- contact factory.

MECHANICAL OUTLINE

SCHEMATIC

Notes

Pin numbers shown are for reference only

and are not necessarily marked on unit.

Lead material is electro tin plated

(alloy 42) or solder dipped.

All specifications are subject to change

without notice.

TWO PEARL BUCK COURT

BRISTOL, PA 19007-6812

TEL 215-781-6400

FAX 215-781-6403

www.pulsespecialty.com

Recommended Resources

One of the thermostatic control circuits using operational amplifiers c

Charger circuit to restore nickel-cadmium battery function

Multi-channel frequency shift keying generator circuit using XR-2207

3A Low cost switching Regulator circuit

Zi button circuit with Hall transmitter

Digital long delay circuit

Share a book "Circuit Design with VHDL": A very good book...; 357482894 FPGA/CPLD

I went to see a beauty today~: Breaking news, I went to EE to see beautiful girls today:victory:...; jishuaihu Talking

Which crystals can be used with the MSP430?: [size=4]The important specifications to follow when using a 32.768kHz crystal with an MSP430 are:[/size] [size=4]Load capacitance (see datasheet for details)[/size] [size=4]Note: Effective load capaci...; Aguilera Microcontroller MCU

Double buffering technology: How about the following code to implement double buffering void Bckgnd(HDC h_destDC) { CWnd * pParent; CRect wndRect; int width; int height; pParent = this->GetParent(); CDC *pDC = pParent->GetWindowD...; hjd85 Embedded System

How to use C2000 CSM: [i=s]This post was last edited by fish001 on 2020-7-5 16:26[/i]In the TI C2000 series DSP, the CSM module is used to encrypt the chip to prevent unauthorized code reversal and other behaviors. TI desc...; fish001 Microcontroller MCU

Can lithium batteries be charged at a constant low current for a long time?: Can lithium batteries be charged with a constant low current for a long time? [/font][/color][/align][align=left][color=rgb(102, 102, 102)][font=tahoma, Verdana, Arial, 宋体]It seems that NiMH batteries...; wangfuchong Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components