EEWORLDEEWORLDEEWORLD

Part Number

Search

QS5LV919-133QG8

Description
PLL Based Clock Driver, 5LV Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PDSO28, QSOP-28
Categorylogic    logic   
File Size111KB,12 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

QS5LV919-133QG8 Overview

PLL Based Clock Driver, 5LV Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PDSO28, QSOP-28

QS5LV919-133QG8 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeSOIC
package instructionSSOP, SSOP28,.25
Contacts28
Reach Compliance Codecompliant
series5LV
Input adjustmentSCHMITT TRIGGER MUX
JESD-30 codeR-PDSO-G28
JESD-609 codee3
length9.9 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.024 A
Humidity sensitivity level1
Number of functions1
Number of inverted outputs1
Number of terminals28
Actual output times7
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Encapsulate equivalent codeSSOP28,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.5 ns
Maximum seat height1.72 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
minfmax133 MHz
QS5LV919
3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
INDUSTRIAL TEMPERATURE RANGE
3.3V LOW SKEW CMOS PLL
CLOCK DRIVER WITH
INTEGRATED LOOP FILTER
FEATURES:
3.3V operation
JEDEC compatible LVTTL level outputs
Clock inputs are 5V tolerant
< 300ps output skew, Q
0
–Q
4
2xQ output, Q outputs,
Q
output, Q/2 output
Outputs 3-state and reset while OE/RST low
PLL disable feature for low frequency testing
Internal loop filter RC network
Functional equivalent to MC88LV915, IDT74FCT388915
Positive or negative edge synchronization (PE)
Balanced drive outputs ±24mA
160MHz maximum frequency (2xQ output)
Available in QSOP and PLCC packages
QS5LV919
DESCRIPTION:
The QS5LV919 Clock Driver uses an internal phase locked loop
(PLL) to lock low skew outputs to one of two reference clock inputs.
Eight outputs are available: 2xQ, Q
0
-Q
4
, Q
5
, Q/2. Careful layout and
design ensure < 300 ps skew between the Q
0
-Q
4
, and Q/2 outputs.
The QS5LV919 includes an internal RC filter which provides excellent
jitter characteristics and eliminates the need for external components.
Various combinations of feedback and a divide-by-2 in the VCO path
allow applications to be customized for linear VCO operation over a
wide range of input SYNC frequencies. The PLL can also be disabled
by the PLL_EN signal to allow low frequency or DC testing. The LOCK
output asserts to indicate when phase lock has been achieved. The
QS5LV919 is designed for use in high-performance workstations, multi-
board computers, networking hardware, and mainframe systems. Sev-
eral can be used in parallel or scattered throughout a system for guar-
anteed low skew, system-wide clock distribution networks.
For more information on PLL clock driver products, see Application
Note AN-227.
FUNCTIONAL BLOCK DIAGRAM
REF_SEL
LO CK
SYNC
0
SYNC
1
OE/RST
0
0
1
PH ASE
DETECTO R
LO O P
FILTER
1
PE
FEEDBACK
PLL_EN
FREQ_SEL
VCO
1
/2
0
R
D
R
D
R
D
R
D
R
D
R
D
R
D
Q
Q
Q
Q
Q
Q
Q
Q
Q/
2
Q
5
Q
4
Q
3
Q
2
Q
1
Q
0
2xQ
INDUSTRIAL TEMPERATURE RANGE
1
c
2006
Integrated Device Technology, Inc.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FEBRUARY 2006
DSC-5820/7
Asking for advice: How to use cpld devices to complete division?
How to implement the division function and find the TG signal when two sine waves (sin, cos) are input into the cpld device? Please help! E-mail lnb—zj@126.com...
fanguangping Embedded System
Detailed analysis of basic algorithms and models
[size=4]First, let's take a look at the entire process of M6D's DSP work: [/size] [size=4] Tracking user behavior: DSP companies usually place a dot on the advertiser's website (i.e., place a 1x1 invi...
Aguilera Microcontroller MCU
Has anyone used STM32L151?
485 serial port cannot output data...
水声工程· stm32/stm8
LED industry development history and related enterprise background
[hide]The semiconductor materials used in LED were actually discovered in the early 20th century, but the first practical LED was invented by GE researcher Nick Holonyak Jr. in 1962. The material used...
探路者 LED Zone
"TCP&UDP" debugging tool cannot connect?!
I modified this program based on "enet_io" and changed the dynamic IP to static. I also added the following program to send strings to the computer. But I don't know why I can't connect in the "TCPUDP...
fendou Microcontroller MCU
atsam series MCU
During the program simulation, the program jumps to the Dummy_Handler function. What is the general reason for this?...
zhuzd Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 198  1678  29  652  2301  4  34  1  14  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号