SN5474W datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN5474W

SN5474W: DescriptionTTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERAMIC, FP-14; Categorylogic logic; File Size350KB，8 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN5474W Overview

TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERAMIC, FP-14

SN5474W Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	DFP
package instruction	DFP, FL14,.3
Contacts	14
Reach Compliance Code	not_compliant
series	TTL/H/L
JESD-30 code	R-CDFP-F14
length	9.21 mm
Load capacitance (CL)	15 pF
Logic integrated circuit type	D FLIP-FLOP
Number of digits	1
Number of functions	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Encapsulate equivalent code	FL14,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	15 mA
propagation delay (tpd)	40 ns
Certification status	Not Qualified
Maximum seat height	2.03 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	6.29 mm
minfmax	25 MHz

SN5474W Related Products

	SN5474W	SN5474J-00	SN5474W-00	SN5474W-10	SNJ5474W-00	SNJ5474W-10	SNJ5474J-00	SNC5474J
Description	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERAMIC, FP-14	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14	IC TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, FF/Latch	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
package instruction	DFP, FL14,.3	DIP,	DFP,	DFP,	DFP,	DFP,	DIP,	DIP, DIP14,.3
Reach Compliance Code	not_compliant	unknown	unknown	unknown	unknown	unknown	unknown	not_compliant
series	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L
JESD-30 code	R-CDFP-F14	R-GDIP-T14	R-GDFP-F14	R-GDFP-F14	R-GDFP-F14	R-GDFP-F14	R-GDIP-T14	R-GDIP-T14
length	9.21 mm	19.56 mm	9.21 mm	9.21 mm	9.21 mm	9.21 mm	19.56 mm	19.56 mm
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP
Number of digits	1	1	1	1	1	1	1	1
Number of functions	2	2	2	2	2	2	2	2
Number of terminals	14	14	14	14	14	14	14	14
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DFP	DIP	DFP	DFP	DFP	DFP	DIP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	IN-LINE	FLATPACK	FLATPACK	FLATPACK	FLATPACK	IN-LINE	IN-LINE
propagation delay (tpd)	40 ns	40 ns	40 ns	40 ns	40 ns	40 ns	40 ns	40 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.03 mm	5.08 mm	2.03 mm	2.03 mm	2.03 mm	2.03 mm	5.08 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	YES	YES	YES	YES	NO	NO
technology	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	FLAT	THROUGH-HOLE	FLAT	FLAT	FLAT	FLAT	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	1.27 mm	2.54 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	6.29 mm	7.62 mm	6.29 mm	6.29 mm	6.29 mm	6.29 mm	7.62 mm	7.62 mm
minfmax	25 MHz	15 MHz	15 MHz	15 MHz	15 MHz	15 MHz	15 MHz	15 MHz
Load capacitance (CL)	15 pF	15 pF	15 pF	15 pF	15 pF	15 pF	15 pF	-
Maximum supply current (ICC)	15 mA	15 mA	15 mA	15 mA	15 mA	15 mA	15 mA	-

Recommended Resources

Using 14-bit 125MSPS four-channel ADC circuit diagram

DA conversion circuit

ST260 tube amplifier power supply circuit diagram

Galin HW-13H warm water dispenser circuit diagram

Low temperature plasma ozone generator circuit

Four types of grating circuits using integrated circuits

We don't live for the big competition.: Now the competition is over. If there is no competition, will we stop studying?...; 救火车 MCU

Question + MSP430 clock switching problem: I used MSP430G2553 to do a low-power project. The MSP430G2553 used in the project uses an external clock crystal oscillator of 11.0582. This crystal oscillator is used in sleep mode, and after startup...; billjing Microcontroller MCU

How to make a frequency meter very accurate: [i=s]This post was last edited by weizhongc on 2015-7-24 09:14[/i] Today I answered a post about a frequency meter. It may seem like a very simple thing, just a counter, a timer, and then calculate th...; weizhongc stm32/stm8

What is DSP: The foundation of informatization is digitization . One of the core technologies of digitalization is digital signal processing . The task of digital signal processing needs to be completed by DSP dev...; 2345 DSP and ARM Processors

"Operational Amplifier Noise Optimization Handbook" Reading [III] Introduction and calculation of op amp noise: [i=s]This post was last edited by dontium on 2015-1-23 11:23[/i] [size=5] The very good thing about the book "Operational Amplifier Noise Optimization Handbook" is that it combines theory with practic...; zca123 Analogue and Mixed Signal

High-speed plate actual application case: [i=s]This post was last edited by yvonneGan on 2020-1-9 15:52[/i]Original article by Mr. High Speed | Zhou WeiThe previous article talked about the precautions for using high-speed boards. This issue ...; yvonneGan PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components