SNJ5474W-00 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SNJ5474W-00

SNJ5474W-00: DescriptionTTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14; Categorylogic logic; File Size350KB，8 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SNJ5474W-00 Overview

TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14

SNJ5474W-00 Parametric

Parameter Name	Attribute value
Maker	Texas Instruments
package instruction	DFP,
Reach Compliance Code	unknown
series	TTL/H/L
JESD-30 code	R-GDFP-F14
length	9.21 mm
Load capacitance (CL)	15 pF
Logic integrated circuit type	D FLIP-FLOP
Number of digits	1
Number of functions	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DFP
Package shape	RECTANGULAR
Package form	FLATPACK
Maximum supply current (ICC)	15 mA
propagation delay (tpd)	40 ns
Certification status	Not Qualified
Maximum seat height	2.03 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Trigger type	POSITIVE EDGE
width	6.29 mm
minfmax	15 MHz

SNJ5474W-00 Related Products

	SNJ5474W-00	SN5474W	SN5474J-00	SN5474W-00	SN5474W-10	SNJ5474W-10	SNJ5474J-00	SNC5474J
Description	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERAMIC, FP-14	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14	IC TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, FF/Latch	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
package instruction	DFP,	DFP, FL14,.3	DIP,	DFP,	DFP,	DFP,	DIP,	DIP, DIP14,.3
Reach Compliance Code	unknown	not_compliant	unknown	unknown	unknown	unknown	unknown	not_compliant
series	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L
JESD-30 code	R-GDFP-F14	R-CDFP-F14	R-GDIP-T14	R-GDFP-F14	R-GDFP-F14	R-GDFP-F14	R-GDIP-T14	R-GDIP-T14
length	9.21 mm	9.21 mm	19.56 mm	9.21 mm	9.21 mm	9.21 mm	19.56 mm	19.56 mm
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP
Number of digits	1	1	1	1	1	1	1	1
Number of functions	2	2	2	2	2	2	2	2
Number of terminals	14	14	14	14	14	14	14	14
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DFP	DFP	DIP	DFP	DFP	DFP	DIP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	FLATPACK	IN-LINE	FLATPACK	FLATPACK	FLATPACK	IN-LINE	IN-LINE
propagation delay (tpd)	40 ns	40 ns	40 ns	40 ns	40 ns	40 ns	40 ns	40 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.03 mm	2.03 mm	5.08 mm	2.03 mm	2.03 mm	2.03 mm	5.08 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	NO	YES	YES	YES	NO	NO
technology	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	FLAT	FLAT	THROUGH-HOLE	FLAT	FLAT	FLAT	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	1.27 mm	1.27 mm	2.54 mm	1.27 mm	1.27 mm	1.27 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	6.29 mm	6.29 mm	7.62 mm	6.29 mm	6.29 mm	6.29 mm	7.62 mm	7.62 mm
minfmax	15 MHz	25 MHz	15 MHz	15 MHz	15 MHz	15 MHz	15 MHz	15 MHz
Load capacitance (CL)	15 pF	15 pF	15 pF	15 pF	15 pF	15 pF	15 pF	-
Maximum supply current (ICC)	15 mA	15 mA	15 mA	15 mA	15 mA	15 mA	15 mA	-

Recommended Resources

Undervoltage delay release circuit a

Working principle of bridge push-pull circuit

Electronic rapid starter for fluorescent lamps

820e computer motherboard circuit diagram_21

Computer motherboard circuit diagram 815 4_51

13. Power supply circuit diagram of AST MPX-1 color display

Single chip microcomputer and TCP/IP network (Ethernet protocol): [size=2]——--[/size][size=4]Ethernet protocol (used for 10MBPS Ethernet. The author refers to 10M Ethernet below, not 100M or 1000M Ethernet) ——There are two types of Ethernet protocols, one is IEEE802...; eeleader Industrial Control Electronics

How to use UART port to simulate SPI communication?: The Fujitsu 8-bit microcontroller I am using does not have a hardware SPI port, but has two UART ports. I would like to use one of them to simulate SPI communication. Is this feasible? How to do it? A...; double.chen Embedded System

How to configure BeagleBone's GPMC?: I recently want to connect BeagleBone to FPGA through the GPMC interface. I am not sure about the configuration process of GPMC. Does anyone have experience in this area?...; chenzhufly DSP and ARM Processors

The square wave filters out the third harmonic and the fifth harmonic of the fundamental wave. What is the reason for the distortion of the fundamental wave? ?: ...; 承万情续万世 Analog electronics

Could you please tell me about the macro definition problem in CCS5.2 version, and whether it is a problem of porting ccs3.3 to ccs5.2?: I would like to ask about the macro definition in CCS5.2. In the main.c file, there is a macro definition as follows: #ifdef T_DEBUG g_Time.time1 = GetTime(); #endif In another file Debug_1.c, there i...; liuyang Microcontroller MCU

C++ good website and other websites included: C++ good website and other websites included(2011-11-04 20:48:45) ReprintLabel:Miscellaneous Category: C language** C++ Spirit Bjarne Stroustruphttp://www.research.att.com/~bs/ Stanley B. Lippmanhttp:...; 269152492 Robotics Development

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components