EEWORLDEEWORLDEEWORLD

Part Number

Search

PIC18LF46K22T-I/ML

Description
8-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQCC44
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size6MB,539 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Download user manual Parametric View All

PIC18LF46K22T-I/ML Overview

8-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQCC44

PIC18LF46K22T-I/ML Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMicrochip
Parts packaging codeQFN
package instruction8 X 8 MM, LEAD FREE, PLASTIC, QFN-44
Contacts44
Reach Compliance Codecompli
ECCN code3A991.A.2
Factory Lead Time19 weeks
Has ADCYES
Other featuresALSO OPERATES 1.8 V MINIMUM SUPPLY AT 20 MHZ
Address bus width
bit size8
CPU seriesPIC
maximum clock frequency64 MHz
DAC channelYES
DMA channelNO
External data bus width
JESD-30 codeS-PQCC-N44
JESD-609 codee3
length8 mm
Humidity sensitivity level1
Number of I/O lines36
Number of terminals44
On-chip program ROM width16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeHVQCCN
Encapsulate equivalent codeLCC44,.32SQ,25
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
power supply2/3.3 V
Certification statusNot Qualified
RAM (bytes)3896
rom(word)32768
ROM programmabilityFLASH
Filter levelTS 16949
Maximum seat height1 mm
speed64 MHz
Maximum slew rate12 mA
Maximum supply voltage3.6 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formNO LEAD
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width8 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER, RISC
PIC18(L)F2X/4XK22
28/40/44-Pin, Low-Power, High-Performance
Microcontrollers with XLP Technology
High-Performance RISC CPU:
• C Compiler Optimized Architecture:
- Optional extended instruction set designed to
optimize re-entrant code
• Up to 1024 Bytes Data EEPROM
• Up to 64 Kbytes Linear Program Memory
Addressing
• Up to 3896 Bytes Linear Data Memory Address-
ing
• Up to 16 MIPS Operation
• 16-bit Wide Instructions, 8-bit Wide Data Path
• Priority Levels for Interrupts
• 31-Level, Software Accessible Hardware Stack
• 8 x 8 Single-Cycle Hardware Multiplier
eXtreme Low-Power Features (XLP)
(PIC18(L)F2X/4XK22):
Sleep mode: 20 nA, typical
Watchdog Timer: 300 nA, typical
Timer1 Oscillator: 800 nA @ 32 kHz
Peripheral Module Disable
Special Microcontroller Features:
2.3V to 5.5V Operation – PIC18FXXK22 devices
1.8V to 3.6V Operation – PIC18LFXXK22 devices
Self-Programmable under Software Control
High/Low-Voltage Detection (HLVD) module:
- Programmable 16-Level
- Interrupt on High/Low-Voltage Detection
Programmable Brown-out Reset (BOR):
- With software enable option
- Configurable shutdown in Sleep
Extended Watchdog Timer (WDT):
- Programmable period from 4 ms to 131s
In-Circuit Serial Programming™ (ICSP™):
- Single-Supply 3V
In-Circuit Debug (ICD)
Flexible Oscillator Structure:
• Precision 16 MHz Internal Oscillator Block:
- Factory calibrated to ± 1%
- Selectable frequencies, 31 kHz to 16 MHz
- 64 MHz performance available using PLL –
no external components required
• Four Crystal modes up to 64 MHz
• Two External Clock modes up to 64 MHz
• 4X Phase Lock Loop (PLL)
• Secondary Oscillator using Timer1 @ 32 kHz
• Fail-Safe Clock Monitor:
- Allows for safe shutdown if peripheral clock
stops
- Two-Speed Oscillator Start-up
Peripheral Highlights:
• Up to 35 I/O Pins plus 1 Input-Only Pin:
- High-Current Sink/Source 25 mA/25 mA
- Three programmable external interrupts
- Four programmable interrupt-on-change
- Nine programmable weak pull-ups
- Programmable slew rate
• SR Latch:
- Multiple Set/Reset input options
• Two Capture/Compare/PWM (CCP) modules
• Three Enhanced CCP (ECCP) modules:
- One, two or four PWM outputs
- Selectable polarity
- Programmable dead time
- Auto-Shutdown and Auto-Restart
- PWM steering
• Two Master Synchronous Serial Port (MSSP)
modules:
- 3-wire SPI (supports all 4 modes)
- I
2
C Master and Slave modes with address
mask
Analog Features:
• Analog-to-Digital Converter (ADC) module:
- 10-bit resolution, up to 30 external channels
- Auto-acquisition capability
- Conversion available during Sleep
- Fixed Voltage Reference (FVR) channel
- Independent input multiplexing
• Analog Comparator module:
- Two rail-to-rail analog comparators
- Independent input multiplexing
• Digital-to-Analog Converter (DAC) module:
- Fixed Voltage Reference (FVR) with 1.024V,
2.048V and 4.096V output levels
- 5-bit rail-to-rail resistive DAC with positive
and negative reference selection
• Charge Time Measurement Unit (CTMU) module:
- Supports capacitive touch sensing for touch
screens and capacitive switches
2010-2016 Microchip Technology Inc.
DS40001412G-page 1
Looking for a master---embedded programming
I have been doing net development for two years and I am quite familiar with WEB development. Now I feel that it is difficult to improve my skills. I want to develop into embedded programming. Is ther...
chengchen3 Embedded System
TMS320C2X/C5X Memory Mode
[size=4] The TMS320C2X/C5X fixed-point processor has two types of memory: program memory and data memory. The program memory mainly contains executable program code, while the data memory mainly conta...
fish001 Microcontroller MCU
The process of WEBENCH design +12V power supply circuit design generation
Previous designs were basically completed based on buck devices. This time I tried the solution of 5V to 12V. Let's see how it works. Requirements: input 5V-9V, output current <=0.5A Enter the relevan...
lonerzf Analogue and Mixed Signal
【Recruitment】FPGA Developer (Suzhou Industrial Park)
Job Description: 1. Complete FPGA programming, debugging and subsequent maintenance work according to customer needs 2. Engage in drawing embedded schematics Job Requirements: 1. Proficient in VHDL an...
gufudao FPGA/CPLD
SSDs Maintain Data Integrity: Read Retry
Intel introduced a method to maintain NAND data integrity in SSDs using a 20nm process at the Flash Summit. [/align][align=left][url=]http://www.flashmemorysummit.com/English/Collaterals/Proceedings/2...
白丁 FPGA/CPLD
If you are interested in wireless, please contact me
I am in the wireless field. If you are interested, please contact me at QQ: 472230383...
古木寒 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1994  1173  2211  1197  2701  41  24  45  25  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号