PEEL22LV10AZS-25 datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> PEEL22LV10AZS-25

PEEL22LV10AZS-25: DescriptionEE PLD, 25ns, PAL-Type, CMOS, PDSO24, 0.300 INCH, SOIC-24; CategoryProgrammable logic devices Programmable logic; File Size135KB，10 Pages; ManufacturerIntegrated Circuit Systems（IDT ）

Download Datasheet Parametric Compare View All

PEEL22LV10AZS-25 Overview

EE PLD, 25ns, PAL-Type, CMOS, PDSO24, 0.300 INCH, SOIC-24

PEEL22LV10AZS-25 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Integrated Circuit Systems（IDT ）
Parts packaging code	SOIC
package instruction	SOP, SOP24,.4
Contacts	24
Reach Compliance Code	unknown
Other features	10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK
Architecture	PAL-TYPE
maximum clock frequency	25 MHz
JESD-30 code	R-PDSO-G24
JESD-609 code	e0
length	15.4 mm
Dedicated input times	11
Number of I/O lines	10
Number of entries	22
Output times	10
Number of product terms	133
Number of terminals	24
Maximum operating temperature	70 °C
Minimum operating temperature
organize	11 DEDICATED INPUTS, 10 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP24,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
power supply	3/3.3 V
Programmable logic type	EE PLD
propagation delay	25 ns
Certification status	Not Qualified
Maximum seat height	2.64 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	2.7 V
Nominal supply voltage	3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	7.5 mm

Preview

Download Datasheet

View All

Commercial/Industrial

PEEL™ 22LV10AZ-25 / I-35

CMOS Programmable Electrically Erasable Logic Device

Features

•

Low Voltage, Ultra Low Power Operation

- Vcc = 2.7 to 3.6 V

- Icc = 5 µA (typical) at standby

- Icc = 1.5 mA (typical) at 1 MHz

- Meets JEDEC LV Interface Spec (JESD8-B)

- 5 Volt tolerant inputs and I/O’s

CMOS Electrically Erasable Technology

- Superior factory testing

- Reprogrammable in plastic package

- Reduces retrofit and development costs

Application Versatility

- Replaces random logic

- Super set of standard PLDs

- Pin and JEDEC compatible with 22V10

- Ideal for battery powered systems

- Replaces expensive oscillators

•

Architectural Flexibility

- Enhanced architecture fits in more logic

- 133 product terms x 44 input AND array

- 12 inputs and 10 I/O pins

- 12 possible macrocell configurations

- Asynchronous clear, synchronous preset

- Independent output enables

- Programmable clock; pin 1 or p-term

- Programmable clock polarity

- 24-Pin DIP/SOIC/TSSOP and 28 Pin PLCC

- Schmitt triggers on clock and data inputs

Schmitt Trigger Inputs

- Eliminates external Schmitt trigger devices

- Ideal for encoder designs

•

General Description

The PEEL22LV10AZ is a Programmable Electrically

Erasable Logic (PEEL) SPLD (Simple Programmable

Logic Device) that operates over the supply voltage

range of 2.7V-3.6V and features ultra-low, automatic

"zero" power-down operation. The PEEL22LV10AZ is

logically and functionally similar to ICT's 5V

PEEL22CV10A and PEEL22CV10AZ. The "zero power"

(25

µA

max. I

) power-down mode makes the

PEEL22LV10AZ ideal for a broad range of battery-

powered portable equipment applications, from hand-

held

meters

PCMCIA

modems.

EE-

reprogrammability provides both the convenience of

product fast reprogramming for product development

and quick personalization in manufacturing, including

Engineering Change Orders.

Figure 1 - Pin Configuration

I/CLK

G ND

VCC

I/O

I/CLK

G ND

VCC

I/O

The differences between the PEEL22LV10AZ and

PEEL22CV10A include the addition of programmable

clock polarity, p-term clock, and Schmitt trigger input

buffers on all inputs, including the clock. Schmitt trigger

inputs allow direct input of slow signals such as

biomedical and sine waves or clocks. Like the

PEEL22CV10A, the PEEL22LV10AZ is a pin and

JEDEC compatible, logical superset of the industry

standard

PAL22V10

SPLD

Figure

The

PEEL22LV10AZ provides additional architectural

features that allow more logic to be incorporated into

the design. The PEEL22LV10AZ architecture allows it

to replace over twenty standard 24-pin DIP, SOIC,

TSSOP

and

PLCC

packages.

Figure 2 - Block Diagram

CLK MUX (O ptiona l)

4 3 2 1 28 27 26

12 13 14 15 16 17 18

I/CLK

VCC

I/O

DIP

TSSOP

I/CLK

PEEL

T M

"AND"

ARRAY

MACRO

CEL L

I/O

133 Terms

44 Inp uts

I/O

G ND

I/O

I/CLK

G ND

VCC

I/O

SP = SYNCHRONO US PRESET

AC = ASYNCHRONO US CLEAR

O E = O UTPUT ENABLE

PLCC

SOIC

04-02-037D

PEEL22LV10AZS-25 Related Products

	PEEL22LV10AZS-25	PEEL22LV10AZSI-35	PEEL22LV10AZJ-25	PEEL22LV10AZT-25	PEEL22LV10AZP-25
Description	EE PLD, 25ns, PAL-Type, CMOS, PDSO24, 0.300 INCH, SOIC-24	EE PLD, 35ns, CMOS, PDSO24, 0.300 INCH, SOIC-24	EE PLD, 25ns, PAL-Type, CMOS, PQCC28, PLASTIC, LCC-28	EE PLD, 25ns, PAL-Type, CMOS, PDSO24, 0.170 INCH, TSSOP-24	EE PLD, 25ns, PAL-Type, CMOS, PDIP24, 0.300 INCH, PLASTIC, DIP-24
Parts packaging code	SOIC	SOIC	QLCC	TSSOP	DIP
package instruction	SOP, SOP24,.4	SOP,	QCCJ, LDCC28,.5SQ	TSSOP, TSSOP24,.25	DIP, DIP24,.3
Contacts	24	24	28	24	24
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown
maximum clock frequency	25 MHz	17.9 MHz	25 MHz	25 MHz	25 MHz
JESD-30 code	R-PDSO-G24	R-PDSO-G24	S-PQCC-J28	R-PDSO-G24	R-PDIP-T24
length	15.4 mm	15.4 mm	11.5062 mm	7.8 mm	31.75 mm
Dedicated input times	11	11	11	11	11
Number of I/O lines	10	10	10	10	10
Number of terminals	24	24	28	24	24
Maximum operating temperature	70 °C	85 °C	70 °C	70 °C	70 °C
organize	11 DEDICATED INPUTS, 10 I/O	11 DEDICATED INPUTS, 10 I/O	11 DEDICATED INPUTS, 10 I/O	11 DEDICATED INPUTS, 10 I/O	11 DEDICATED INPUTS, 10 I/O
Output function	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	QCCJ	TSSOP	DIP
Package shape	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	CHIP CARRIER	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	IN-LINE
Programmable logic type	EE PLD	EE PLD	EE PLD	EE PLD	EE PLD
propagation delay	25 ns	35 ns	25 ns	25 ns	25 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum supply voltage	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Nominal supply voltage	3 V	3.3 V	3 V	3 V	3 V
surface mount	YES	YES	YES	YES	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING	J BEND	GULL WING	THROUGH-HOLE
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	0.65 mm	2.54 mm
Terminal location	DUAL	DUAL	QUAD	DUAL	DUAL
width	7.5 mm	7.5 mm	11.5062 mm	4.4 mm	7.62 mm
Is it Rohs certified?	incompatible	-	incompatible	incompatible	incompatible
Maker	Integrated Circuit Systems（IDT ）	-	Integrated Circuit Systems（IDT ）	Integrated Circuit Systems（IDT ）	Integrated Circuit Systems（IDT ）
Other features	10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK	-	10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK	10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK	10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK
Architecture	PAL-TYPE	-	PAL-TYPE	PAL-TYPE	PAL-TYPE
JESD-609 code	e0	-	e0	e0	e0
Number of entries	22	-	22	22	22
Output times	10	-	10	10	10
Number of product terms	133	-	133	133	133
Encapsulate equivalent code	SOP24,.4	-	LDCC28,.5SQ	TSSOP24,.25	DIP24,.3
power supply	3/3.3 V	-	3/3.3 V	3/3.3 V	3/3.3 V
Maximum seat height	2.64 mm	2.65 mm	4.369 mm	1.1 mm	-
Terminal surface	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)

Recommended Resources

Technical issues on upp interface continuously receiving FPGA data: [i=s]This post was last edited by xiaoyanziwy on 2015-5-11 13:27[/i] Single channel receiving, 16-bit data line. Use two DMAs to receive data from FPGA (0-32767): upp_reg_hdl->UPID0 = (Uint32)upp_buff...; 小燕子wy DSP and ARM Processors

Born only for uC, uS's growth process 9: Last night we have basically explained the complete idea and hypothetical analysis of such a timeout mechanism that uses (inter-byte) timeout as a timeout mechanism to determine whether a string of da...; 辛昕 Programming Basics

18B20 Temperature Measurement: 3-way 18B20 temperature measurement, no single bus is used, select the maximum value from the 3 measured values and display it on the digital tube. //18B20 single-line temperature detection applicatio...; wangooo77 51mcu

mxchip Please help me, great God: I have been prompted to follow the tutorial for several times. Please help me solve this problem. . . ....; 908508455a RF/Wirelessly

PLC project seeking cooperation: A small industrial control project, the plan is to be determined. The developer is required to be in Shanghai, please contact 13818699649. MSN: fycat@gmail.com...; qz410152 Embedded System

Watch the video and share 3000 yuan: Dr. Chen Qiaoliang talks about MOSFET selection principles and typical application cases: Legend has it that some people can have chicken legs for lunch every day by watching videos . Watch the power supply seminar video in the previous issue and share a 3,000 yuan red envelope The most pe...; EEWORLD社区 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components