CLTI-67201AL-45 datasheet, PDF

Datasheet> All Categories > storage> storage> CLTI-67201AL-45

CLTI-67201AL-45: DescriptionFIFO, 512X9, 45ns, Asynchronous, CMOS, PDSO28, 0.300 INCH, PLASTIC, SO-28; Categorystorage storage; File Size181KB，17 Pages; ManufacturerTEMIC; Websitehttp://www.temic.de/

Download Datasheet Parametric View All

CLTI-67201AL-45 Overview

FIFO, 512X9, 45ns, Asynchronous, CMOS, PDSO28, 0.300 INCH, PLASTIC, SO-28

CLTI-67201AL-45 Parametric

Parameter Name	Attribute value
Maker	TEMIC
package instruction	0.300 INCH, PLASTIC, SO-28
Reach Compliance Code	unknown
Maximum access time	45 ns
period time	55 ns
JESD-30 code	R-PDSO-G28
memory density	4608 bit
memory width	9
Number of functions	1
Number of terminals	28
word count	512 words
character code	512
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	512X9
Output characteristics	3-STATE
Exportable	NO
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal location	DUAL

Preview

Download Datasheet

View All

M67201A/M67202A

512

9 & 1 K

9 CMOS Parallel FIFO

Introduction

The M67201A/202A implement a first-in first-out

algorithm, featuring asynchronous read/write operations.

The FULL and EMPTY flags prevent data overflow and

underflow. The Expansion logic allows unlimited

expansion in word size and depth with no timing

penalties. Twin address pointers automatically generate

internal read and write addresses, and no external address

information are required for the TEMIC FIFOs. Address

pointers are automatically incremented with the write pin

and read pin. The 9 bits wide data are used in data

communications applications where a parity bit for error

checking is necessary. The Retransmit pin reset the Read

pointer to zero without affecting the write pointer. This is

very useful for retransmitting data when an error is

detected in the system.

Using an array of eigh transistors (8 T) memory cell and

fabricated with the state of the art 1.0

µm

lithography

named SCMOS, the M 67201A/202A combine an

extremely low standby supply current (typ = 1.0

µA)

with

a fast access time at 25 ns over the full temperature range.

All versions offer battery backup data retention capability

with a typical power consumption at less than 5

µW.

For military/space applications that demand superior

levels

performance

and

reliability

the

M 67201A/202A is processed according to the methods

of the latest revision of the MIL STD 883 (class B or S)

and/or ESA SCC 9000.

Features

First-in first-out dual port memory

512

9 organisation (M 67201A)

1024

9 organisation (M 67202A)

Fast access time

20*, 25, 35, 45, 55 ns, commercial, industrial and

automotive

20*, 25, 30, 40, 50 ns, military

Wide temperature range :

– 55°C to + 125°C

67201AL/202AL low power 67201AV/202AV very low

power

Fully expandable by word width or depth

* Preview. Please Consult Sales.

Asynchronous read/write operations

Empty, full and half flags in single device mode

Retransmit capability

Bi-directional applications

Battery back-up operation : 2 V data retention

TTL compatible

Single 5 V

10 % Power Supply (1)

High performance SCMOS technology

(1) 3.3 V versions are also available. Please consult sales.

MATRA MHS

Rev. D (11 April. 97)

Recommended Resources

Dual power supply tube power amplifier circuit

TDA1516BTL power amplifier

MS51C61 Holiday Lights ASIC

LA4520 audio IC amplifier circuit diagram

555 darkroom exposure switch timer circuit

Rolling code radio remote control circuit (TH150/TH150A, B)

Microcontroller Problems: I just got into single chip microcomputer, and now I am making a multi-function digital calendar with temperature display. But I encountered many problems in the process. I bought my own chips, AT89S5...; 徐建庆 51mcu

【Contribute to C2000】All functional information of F28335 (very useful): All functional data of F28335 (very useful)...; wanghongyang Microcontroller MCU

Verilog HDL Advanced Digital Design Source Code: Verilog HDL Advanced Digital Design Source Code...; unbj FPGA/CPLD

LCD screen model, please recommend: Initially, I wanted a 1920 720 resolution LCD screen. The resolution can be slightly smaller. RGB or LVDS interface. I asked some sellers, and they all asked for model numbers. Although I was able to ...; ienglgge Integrated technical exchanges

What is the working principle of the crystal oscillator in the microcontroller?: [i=s]This post was last edited by CokezzZ on 2021-7-2 14:59[/i]The crystal oscillator is an indispensable component in the microcontroller. As long as the CPU is used, there must be a crystal oscillat...; 可乐zzZ MCU

DS-5 software online debugging problem: When using DS-5 software to debug bare metal applications online, if it is a simple application (like printing helloword statements), it can print information in the console window normally, and obser...; 包玉刚 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components