DM54LS109AW datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DM54LS109AW

DM54LS109AW: DescriptionJ-Kbar Flip-Flop, LS Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, TTL, CDFP16, CERAMIC, FP-16; Categorylogic logic; File Size157KB，6 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

DM54LS109AW Overview

J-Kbar Flip-Flop, LS Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, TTL, CDFP16, CERAMIC, FP-16

DM54LS109AW Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Fairchild
Parts packaging code	DFP
package instruction	DFP, FL16,.3
Contacts	16
Reach Compliance Code	compliant
series	LS
JESD-30 code	R-GDFP-F16
JESD-609 code	e0
length	9.6645 mm
Logic integrated circuit type	J-KBAR FLIP-FLOP
Maximum Frequency@Nom-Sup	20000000 Hz
MaximumI(ol)	0.004 A
Number of digits	2
Number of functions	2
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DFP
Encapsulate equivalent code	FL16,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	8 mA
propagation delay (tpd)	30 ns
Certification status	Not Qualified
Maximum seat height	2.032 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	6.604 mm
minfmax	25 MHz

Preview

Download Datasheet

View All

DM54LS109AW Related Products

	DM54LS109AW	54LS109FMQB	54LS109DMQB	DM54LS109AJ
Description	J-Kbar Flip-Flop, LS Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, TTL, CDFP16, CERAMIC, FP-16	J-Kbar Flip-Flop, LS Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, TTL, CDFP16, CERAMIC, FP-16	J-Kbar Flip-Flop, LS Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, TTL, CDIP16, CERAMIC, DIP-16	J-Kbar Flip-Flop, LS Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, TTL, CDIP16, CERAMIC, DIP-16
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible
Parts packaging code	DFP	DFP	DIP	DIP
package instruction	DFP, FL16,.3	CERAMIC, FP-16	DIP, DIP16,.3	DIP, DIP16,.3
Contacts	16	16	16	16
Reach Compliance Code	compliant	compliant	compliant	compliant
series	LS	LS	LS	LS
JESD-30 code	R-GDFP-F16	R-GDFP-F16	R-GDIP-T16	R-GDIP-T16
JESD-609 code	e0	e0	e0	e0
length	9.6645 mm	9.6645 mm	19.304 mm	19.304 mm
Logic integrated circuit type	J-KBAR FLIP-FLOP	J-KBAR FLIP-FLOP	J-KBAR FLIP-FLOP	J-KBAR FLIP-FLOP
Maximum Frequency@Nom-Sup	20000000 Hz	20000000 Hz	20000000 Hz	20000000 Hz
MaximumI(ol)	0.004 A	0.004 A	0.004 A	0.004 A
Number of digits	2	2	2	2
Number of functions	2	2	2	2
Number of terminals	16	16	16	16
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DFP	DFP	DIP	DIP
Encapsulate equivalent code	FL16,.3	FL16,.3	DIP16,.3	DIP16,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	FLATPACK	IN-LINE	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V	5 V	5 V
Maximum supply current (ICC)	8 mA	8 mA	8 mA	8 mA
propagation delay (tpd)	30 ns	30 ns	30 ns	30 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.032 mm	2.032 mm	5.08 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	YES	YES	NO	NO
technology	TTL	TTL	TTL	TTL
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	FLAT	FLAT	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	1.27 mm	1.27 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	6.604 mm	6.604 mm	7.62 mm	7.62 mm
minfmax	25 MHz	25 MHz	25 MHz	25 MHz
Maker	Fairchild	Fairchild	-	Fairchild

Recommended Resources

Pulse width modulated mono circuit

Patient call alarm circuit

Use a reed switch to switch two signal light circuits

Z35 type radial drilling machine electrical schematic circuit

555Schmitt trigger

DZW75-48/50(50II) high frequency rectifier filter circuit

Atmel MCU Application Skills: In program design, setting a good clock interrupt can greatly facilitate and simplify program compilation and improve system efficiency and operability. The following takes the 89C51 system with a 6MH...; rain Microchip MCU

DS18B20 initialization failed and I am confused: In order to test the initialization of this DS18B20 alone, a minimal circuit is made as follows: DS18B20 connected to P1.7, LED connected to P1.0 [img]http://hi.eeworld.net/attachment/201006/24/0_1277...; likyo Embedded System

Super PCB wiring design experience with schematic diagram (Part 3): There are many issues to consider when wiring, but the most basic thing is to be thorough and cautious. The most harmful situation of parasitic components The main parasitic components generated by pr...; ohahaha PCB Design

TRUWB digital receiver performance based on ADC and its FPGA implementation.pdf: TRUWB digital receiver performance based on ADC and its FPGA implementation.pdf...; zxopenljx FPGA/CPLD

I want to design a wireless competition answering machine based on CPLD: I have no idea which chip is better....; huohuohbuo FPGA/CPLD

USB camera OV511+OV7620, the captured image is not clear: Environment: WINCE ARM11 Device: Mesh V2000, OV511+USB camera Resource: Refer to the WINCE_OV511 on the Internet, the one with driver+host computer+PPT explanation Test results: YUV420->RGB image is a...; ENG Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components