EEWORLDEEWORLDEEWORLD

Part Number

Search

74HCT123N

Description
HC/UH SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16
Categorylogic    logic   
File Size127KB,24 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74HCT123N Overview

HC/UH SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16

74HCT123N Parametric

Parameter NameAttribute value
Source Url Status Check Date2013-06-14 00:00:00
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerNXP
Parts packaging codeMO-001
package instructionDIP, DIP16,.3
Contacts16
Reach Compliance Codeunknow
ECCN codeEAR99
Other featuresRETRIGGERABLE; TRIGGERABLE FROM CLEAR INPUT ALSO
seriesHCT
JESD-30 codeR-PDIP-T16
JESD-609 codee4
length21.6 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeMONOSTABLE MULTIVIBRATOR
Number of data/clock inputs2
Number of functions2
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
propagation delay (tpd)77 ns
Certification statusNot Qualified
Maximum seat height4.7 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
Base Number Matches1
74HC123; 74HCT123
Dual retriggerable monostable multivibrator with reset
Rev. 05 — 13 July 2009
Product data sheet
1. General description
The 74HC123; 74HCT123 are high-speed Si-gate CMOS devices and are pin compatible
with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC123; 74HCT123 are dual retriggerable monostable multivibrators with output
pulse width control by three methods:
1. The basic pulse is programmed by selection of an external resistor (R
EXT
) and
capacitor (C
EXT
).
2. Once triggered, the basic output pulse width may be extended by retriggering the
gated active LOW-going edge input (nA) or the active HIGH-going edge input (nB). By
repeating this process, the output pulse period (nQ = HIGH, nQ = LOW) can be made
as long as desired. Alternatively an output delay can be terminated at any time by a
LOW-going edge on input nRD, which also inhibits the triggering.
3. An internal connection from nRD to the input gates makes it possible to trigger the
circuit by a HIGH-going signal at input nRD as shown in the function table.
Schmitt-trigger action in the nA and nB inputs, makes the circuit highly tolerant to slower
input rise and fall times.
The 74HC123; 74HCT123 are identical to the 74HC423; 74HCT423 but can be triggered
via the reset input.
2. Features
I
I
I
I
I
DC triggered from active HIGH or active LOW inputs
Retriggerable for very long pulses up to 100 % duty factor
Direct reset terminates output pulse
Schmitt-trigger action on all inputs except for the reset input
ESD protection:
N
HBM JESD22-A114E exceeds 2000 V
N
MM JESD22-A115-A exceeds 200 V
I
Specified from
−40 °C
to +85
°C
and from
−40 °C
to +125
°C

74HCT123N Related Products

74HCT123N 74HC123 74HC123N 74HC123BQ 74HC123PW 74HCT123PW 74HCT123
Description HC/UH SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16 HC/UH SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16 HC/UH SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDIP16 HC/UH SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16 HC/UH SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16 HC/UH SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16 8-Line To 1-Line Data Selectors/Multiplexers 16-SOIC -40 to 85
Is it lead-free? Lead free - Lead free - Lead free Lead free -
Is it Rohs certified? conform to - conform to conform to conform to conform to -
Maker NXP - NXP NXP NXP NXP -
Parts packaging code MO-001 - MO-001 QFN TSSOP TSSOP -
package instruction DIP, DIP16,.3 - DIP, DIP16,.3 2.50 X 3.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT-763-1, DHVQFN-16 4.40 MM, PLASTIC, MO-153, SOT-403-1, TSSOP-16 TSSOP, TSSOP16,.25 -
Contacts 16 - 16 16 16 16 -
Reach Compliance Code unknow - unknow compli unknow unknow -
Other features RETRIGGERABLE; TRIGGERABLE FROM CLEAR INPUT ALSO - RETRIGGERABLE; TRIGGERABLE FROM CLEAR INPUT ALSO - RETRIGGERABLE; TRIGGERABLE FROM CLEAR INPUT ALSO RETRIGGERABLE; TRIGGERABLE FROM CLEAR INPUT ALSO -
series HCT HC/UH HC/UH HC/UH HC/UH HCT -
JESD-30 code R-PDIP-T16 - R-PDIP-T16 R-PQCC-N16 R-PDSO-G16 R-PDSO-G16 -
JESD-609 code e4 - e4 e4 e4 - -
length 21.6 mm - 21.6 mm 3.5 mm 5 mm 5 mm -
Load capacitance (CL) 50 pF - 50 pF - 50 pF 50 pF -
Logic integrated circuit type MONOSTABLE MULTIVIBRATOR - MONOSTABLE MULTIVIBRATOR MONOSTABLE MULTIVIBRATOR MONOSTABLE MULTIVIBRATOR MONOSTABLE MULTIVIBRATOR -
Number of data/clock inputs 2 - 2 2 2 2 -
Number of functions 2 2 2 2 2 2 -
Number of terminals 16 16 16 16 16 16 -
Maximum operating temperature 125 °C 125 Cel 125 °C 125 °C 125 °C 125 °C -
Minimum operating temperature -40 °C -40 Cel -40 °C -40 °C -40 °C -40 °C -
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY -
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code DIP - DIP HVQCCN TSSOP TSSOP -
Encapsulate equivalent code DIP16,.3 - DIP16,.3 LCC16,.1X.14,20 TSSOP16,.25 TSSOP16,.25 -
Package shape RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR -
Package form IN-LINE - IN-LINE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH -
Peak Reflow Temperature (Celsius) NOT SPECIFIED - NOT SPECIFIED 260 260 260 -
power supply 5 V - 2/6 V 2/6 V 2/6 V 5 V -
propagation delay (tpd) 77 ns - 385 ns 385 ns 385 ns 77 ns -
Certification status Not Qualified - Not Qualified Not Qualified Not Qualified Not Qualified -
Maximum seat height 4.7 mm - 4.7 mm 1 mm 1.1 mm 1.1 mm -
Maximum supply voltage (Vsup) 5.5 V - 6 V 6 V 6 V 5.5 V -
Minimum supply voltage (Vsup) 4.5 V - 2 V 2 V 2 V 4.5 V -
Nominal supply voltage (Vsup) 5 V - 5 V 5 V 5 V 5 V -
surface mount NO Yes NO YES YES YES -
technology CMOS - CMOS CMOS CMOS CMOS -
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE -
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) - Nickel/Palladium/Gold (Ni/Pd/Au) NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL/PALLADIUM/GOLD (NI/PD/AU) -
Terminal form THROUGH-HOLE GULL WING THROUGH-HOLE NO LEAD GULL WING GULL WING -
Terminal pitch 2.54 mm - 2.54 mm 0.5 mm 0.65 mm 0.65 mm -
Terminal location DUAL pair DUAL QUAD DUAL DUAL -
Maximum time at peak reflow temperature NOT SPECIFIED - NOT SPECIFIED 30 30 30 -
width 7.62 mm - 7.62 mm 2.5 mm 4.4 mm 4.4 mm -
Base Number Matches 1 - 1 1 1 1 -
Could you please help me analyze what the Darlington tube does in this circuit? Thank you.
This picture is from someone else. In the picture, there is 18V AC power in front of the rectifier bridge. I analyzed it this way: at the moment of power-on, Q2 is turned on, and there is voltage at t...
ena Analog electronics
550 Cases of Electrical Engineering Design and Calculation
The contents of this book include: basic electrical calculations, power transmission and distribution and reactive power compensation, transformers, motors, high and low voltage electrical appliances,...
arui1999 Download Centre
About BMS secondary protection chip
Regarding the secondary protection chip of BMS Thebattery management chip is already used to manage each battery cell of the battery pack. The secondary protection chip also has corresponding pins con...
QWE4562009 Discrete Device
Ten Commandments for HDL Optimization Design
Ten Commandments for HDL Optimization Design...
lorant Embedded System
【allegro】Why can’t the report be generated?
I encountered a problem when I was working on the rule check report. I would like to ask for your help. I hope you can help me~~ As shown in the picture:Why is the error reported? How can I solve it? ...
木犯001号 PCB Design
[Perf-V Evaluation] Clock generation based on Perf-V development board
1. Introduction This article is based on the Perf-V development board and uses the technology provided by Xilinx to generate clock signals of multiple frequencies according to the given frequency sign...
superstar_gu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1959  2160  2508  2437  2199  40  44  51  50  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号