EEWORLDEEWORLDEEWORLD

Part Number

Search

HYS72V128220GR-8B

Description
Synchronous DRAM Module, 64MX72, 6ns, CMOS, DIMM-168
Categorystorage    storage   
File Size159KB,22 Pages
ManufacturerSIEMENS
Websitehttp://www.infineon.com/
Download Datasheet Parametric Compare View All

HYS72V128220GR-8B Overview

Synchronous DRAM Module, 64MX72, 6ns, CMOS, DIMM-168

HYS72V128220GR-8B Parametric

Parameter NameAttribute value
MakerSIEMENS
Parts packaging codeDIMM
package instruction,
Contacts168
Reach Compliance Codeunknown
ECCN codeEAR99
access modeDUAL BANK PAGE BURST
Maximum access time6 ns
JESD-30 codeR-XDMA-N168
memory density4831838208 bit
Memory IC TypeSYNCHRONOUS DRAM MODULE
memory width72
Number of functions1
Number of ports1
Number of terminals168
word count67108864 words
character code64000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64MX72
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal locationDUAL
3.3V 168 pin Registered SDRAM Modules
64MB, 128MB, 256MB,
512MB & 1GB Densities
168 Pin JEDEC Standard, Registered 8 Byte Dual-In-Line SDRAM Module
for PC and Server main memory applications
One bank 8M x 72, 16M x 72, 32M x 72 and 64M x 72 organisation
two bank 32M x 72 & 128M x 72 organisation
Optimized for ECC applications with very low input capacitances
JEDEC standard Synchronous DRAMs (SDRAM)
Performance:
-8
f
CK
t
CK
t
AC
Clock frequency (max.)
Clock cycle time (min.)
Clock access time (min.)
CAS latency = 3
CAS latency = 2
100
10
6
6
-8B
100
10
6
7
Units
MHz
ns
ns
ns
Single +3.3V(± 0.3V ) power supply
Programmable CAS Latency, Burst Length and Wrap Sequence
(Sequential & Interleave)
Auto Refresh (CBR) and Self Refresh
All inputs, outputs are LVTTL compatible
Serial Presence Detect with E
2
PROM
Utilizes 64M & 256M SDRAMs in TSOPII-54 packages with registers and PLL.
The two bank module uses stacked TSOP54 packages
4096 refresh cycles every 64 ms
Card Size: 133,35 mm x 38.1mm / 43.18mm x 4,00 / 6.50mm with Gold contact pads
This specification largely follows the JEDEC STANDARD 21-C / Release 8 / Section 4.5.7
specification and as far as applicable - INTEL’s “PC SDRAM Registered DIMM Specification”
Rev.1.0 (Feb.98 and Rev.1.1 (Aug. 98).
Semiconductor Group
1
11.98
Preliminary Information
HYS72V8200GR
HYS72V16200GR
HYS72V32200GR
HYS72V32220GR
HYS72V64200GR
HYS72V128220GR
Rev. 1.0/1.1

HYS72V128220GR-8B Related Products

HYS72V128220GR-8B HYS72V16200GR-8B HYS72V32200GR-8B NT5S26400FS14 NTHS0603N06N2701JR HYS72V32220GR-8 HYS72V32220GR-8B HYS72V128220GR-8 HYS72V8200GR-8B
Description Synchronous DRAM Module, 64MX72, 6ns, CMOS, DIMM-168 Synchronous DRAM Module, 16MX72, 6ns, CMOS, DIMM-168 Synchronous DRAM Module, 64MX72, 6ns, CMOS, DIMM-168 RESISTOR, METAL FILM, 0.5 W, 1 %, 15 ppm, 2640 ohm, THROUGH HOLE MOUNT, AXIAL LEADED, ROHS COMPLIANT NTC Thermistor, 2700ohm, Surface Mount, CHIP, 0603 Synchronous DRAM Module, 32MX72, 6ns, CMOS, DIMM-168 Synchronous DRAM Module, 32MX72, 6ns, CMOS, DIMM-168 Synchronous DRAM Module, 64MX72, 6ns, CMOS, DIMM-168 Synchronous DRAM Module, 8MX72, 6ns, CMOS, DIMM-168
Reach Compliance Code unknown unknown unknown unknown compliant unknown unknown unknown unknown
Number of terminals 168 168 168 2 2 168 168 168 168
Package shape RECTANGULAR RECTANGULAR RECTANGULAR TUBULAR PACKAGE RECTANGULAR PACKAGE RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
surface mount NO NO NO NO YES NO NO NO NO
Maker SIEMENS SIEMENS SIEMENS - - SIEMENS SIEMENS SIEMENS SIEMENS
Parts packaging code DIMM DIMM DIMM - - DIMM DIMM DIMM DIMM
Contacts 168 168 168 - - 168 168 168 168
ECCN code EAR99 EAR99 EAR99 EAR99 - EAR99 EAR99 EAR99 EAR99
access mode DUAL BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST - - DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST SINGLE BANK PAGE BURST
Maximum access time 6 ns 6 ns 6 ns - - 6 ns 6 ns 6 ns 6 ns
JESD-30 code R-XDMA-N168 R-XDMA-N168 R-XDMA-N168 - - R-XDMA-N168 R-XDMA-N168 R-XDMA-N168 R-XDMA-N168
memory density 4831838208 bit 1207959552 bit 4831838208 bit - - 2415919104 bit 2415919104 bit 4831838208 bit 603979776 bit
Memory IC Type SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE - - SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE
memory width 72 72 72 - - 72 72 72 72
Number of functions 1 1 1 - - 1 1 1 1
Number of ports 1 1 1 - - 1 1 1 1
word count 67108864 words 16777216 words 67108864 words - - 33554432 words 33554432 words 67108864 words 8388608 words
character code 64000000 16000000 64000000 - - 32000000 32000000 64000000 8000000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS - - SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 155 °C - 70 °C 70 °C 70 °C 70 °C
organize 64MX72 16MX72 64MX72 - - 32MX72 32MX72 64MX72 8MX72
Package body material UNSPECIFIED UNSPECIFIED UNSPECIFIED - - UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
Package form MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY - - MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
Certification status Not Qualified Not Qualified Not Qualified - - Not Qualified Not Qualified Not Qualified Not Qualified
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V - - 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V - - 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V - - 3.3 V 3.3 V 3.3 V 3.3 V
technology CMOS CMOS CMOS METAL FILM - CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL - - COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form NO LEAD NO LEAD NO LEAD - - NO LEAD NO LEAD NO LEAD NO LEAD
Terminal location DUAL DUAL DUAL - DUAL ENDED DUAL DUAL DUAL DUAL
How to determine the static operating point of the Siler oscillator circuit?
It's really embarrassing. I have given back everything I learned to the teacher. . . Please help me....
zhuuu Analog electronics
AD09 wiring problem
I want to ask, in addition to copper coating, if you use routing, the line will appear green because there is no network, plus the network is the above situation, is there any way to make it not right...
寒冰翼love PCB Design
Let me share some information about the MTK platform.
It contains some basic knowledge about MTK mobile phones. You can only read it briefly. [[i] This post was last edited by flyingdsp on 2009-9-23 13:35 [/i]]...
flyingdsp DSP and ARM Processors
Calling soft keyboard debug under evc4.0 reports error when releasing normally
In evc4.0, the soft keyboard header file has been included. #include "Sipapi.h" #pragma comment (lib,"Coredll.lib") In Edit, getting focus and losing focus are written like this: void student::OnSetfo...
pcaking Embedded System
51 single chip mechanism data
51 single chip mechanism information, 51 entry...
天枫01 51mcu
Bluetooth Issues
Now I want to transfer data between two PDAs. I search for the machine first, find it, connect it, then can I transfer data or do I need to listen? I don't quite understand this process, hope you can ...
我是特种兵 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 957  1910  2258  2056  1928  20  39  46  42  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号