EEWORLDEEWORLDEEWORLD

Part Number

Search

VS2TRJ-FREQ

Description
HCMOS Output Clock Oscillator, 1MHz Min, 51.84MHz Max
CategoryPassive components    oscillator   
File Size31KB,2 Pages
ManufacturerRaltron
Websitehttp://www.raltron.com/
Environmental Compliance  
Download Datasheet Parametric View All

VS2TRJ-FREQ Overview

HCMOS Output Clock Oscillator, 1MHz Min, 51.84MHz Max

VS2TRJ-FREQ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerRaltron
Reach Compliance Codecompliant
Other featuresTRISTATE ENABLE/DISABLE FUNCTION
Maximum control voltage5 V
Minimum control voltage
maximum descent time6 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate100 ppm
frequency stability50%
Manufacturer's serial numberVS2
Installation featuresSURFACE MOUNT
Maximum operating frequency51.84 MHz
Minimum operating frequency1 MHz
Maximum operating temperature50 °C
Minimum operating temperature
Oscillator typeHCMOS
Output load15 pF
physical size7mm x 5mm x 2mm
longest rise time6 ns
Nominal supply voltage5 V
surface mountYES
maximum symmetry55/45 %
VCXO
Page 1 of 2
REV B.
VS2 SERIES: VCXO OSCILLATOR, HCMOS, +5.0 VDC, 7x5mm Package
DESCRIPTION: A crystal controlled, high frequency, highly stable, voltage controlled oscillator, adhering to
HCMOS Standards. The output can be Tri-stated to facilitate testing or combined multiple clocks. The device is
contained in a sub-miniature, very low profile, leadless ceramic SMD package with 6 gold contact pads. This
miniature oscillator is ideal for today's automated assembly environments.
APPLICATIONS AND FEATURES:
"
Common Frequencies: 16.384 MHz; 19.44 MHz; 27 MHz; 38.88 MHz; 51.84 MHz;
"
+5.0 VDC HCMOS
"
Frequency Range from 1 to 51.84 MHz
"
Miniature Ceramic SMD Package Available on Tape and Reel
"
Lead Free
ELECTRICAL PARAMETERS:
PARAMETER
Nominal Frequency
Supply Voltage
Supply Current MAX
Output Logic Type
Load
Output Voltage Levels
Duty Cycle
Rise / Fall Time
Jitter
Overall Frequency Stability
Control Voltage Range
Settability
Absolute Pull Range
Input Impedance
Modulation Bandwidth
Pin 2
Output Enabled
Output Disabled
Voh
Vol
DC
tr / tf
J
∆f/fc
VC
Vfo
APR
Zin
BW
En
Dis
Vcc(abs)
-3 dB
High Voltage or No Connect
Ground
Non-Destructive
Minimum guaranteed freq. pull over
∆f/fc
Measured at 50% of Vcc
Measured at 20/80% and 80/20% Vcc Levels
RMS, Fj = 12 kHz…20 MHz
Op. Temp., Aging, Load, Supply and Cal. Variations
Positive slope; 10% linearity MAX
Connected from output to ground
SYMBOL
fo
Vcc
Is
TEST CONDITIONS
*1
VALUE
1.000 ~ 51.840
+5.0
±10%
35.0
HCMOS
15
0.9•Vcc MIN
0.1•Vcc MAX
40/60 to 60/40 or 45/55 to 55/45
6.0 MAX
1 TYP
±50
*4
0 to +5.0
+2.5
±
0.5
See Part Numbering
*3
10 MIN
10 MIN
0.7•Vcc MIN
0.3•Vcc MAX
-0.5…+7.0
*2
$
UNIT
MHz
VDC
mA
pF
VDC
VDC
%
ns
ps
ppm
VDC
VDC
ppm
kΩ
kHz
VDC
VDC
VDC
Absolute voltage range
*1 Test Conditions Unless Stated Otherwise: Nominal Vcc, Nominal Load, +25
±3°C
*2 Frequency Dependent
*3 Not All APR’s Available With All Temperature Ranges—Consult Factory For Availability
*4 Tighter stabilities available at narrow temperature ranges—Consult Factory For Availability
$
ENVIRONMENTAL PARAMETERS:
PARAMETER
SYMBOL
Ta
T(stg)
TEMPERATURE
RANGE (°C)
R: 0…+50
S: 0…+70
U: -20…+70
V: -40…+85
APR
(ppm)
F:
±32
ppm
H:
±50
ppm
G:
±80
ppm
J:
±100
ppm
FREQUENCY
(MHz)
1.000…51.840
TESTCONDITIONS
*1
VALUE
SEE PART NUMBER TABLE
-55…+90
UNIT
°C
°C
Operating temperature range
Storage temperature range
$
PART NUMBERING SYSTEM:
SERIES
SYMMETRY
A: 40/60 to 60/40%
T: 45/55 to 55/45%
VS2: VCXO
with HCMOS
Output
EXAMPLE: VS2ASH-38.880
VCXO Oscillator, 7x5mm Package, +5.0 VDC Supply Voltage, HCMOS Output, 40/60% Symmetry, 0…+70°C Operating
Temperature Range,
±50
ppm APR, 38.880 MHz
RALTRON ELECTRONICS CORP.
!
10651 N.W . 19
th
St
!
Miami, Florida 33172
!
U.S.A.
phone: (305) 593-6033
!
fax: (305) 594-3973
!
e-mail: sales@raltron.com
!
WEB: http://www.raltron.com
Rev. X2, September 29, 2003; Approved: C. Husted
How to Start DSP Applications Using DSP/BIOS II
How to use DSP/BIOS II to start DSP applications...
灞波儿奔 DSP and ARM Processors
Help (Large screen display scanning circuit design based on CPLD)
Design of large screen display scanning circuit based on CPLDI want to know the content and implementation plan of the research, the technical route, the feasibility analysis of the adopted plan, etc....
migiyuchen MCU
[TI recommended course] #Optimizing system-level design through industrial Ethernet#
//training.eeworld.com.cn/TI/show/course/5647...
54chenjq TI Technology Forum
Ask a question that everyone knows is very weak
What is the relationship between the flash memory and RAM and ROM in 430?I am a dull boy and I can't figure it out .Is the program running in RAM or flash?If we make an analogy, can we imagine that fl...
Titan Microcontroller MCU
Altera Embedded Program
Today I saw the article "Altera Embedded Program" on the homepage of EEWORLD . After reading it carefully, I felt that the continuous development of new technologies has brought us many opportunities....
yzl624358 FPGA/CPLD
Where is the USBHostdemo for STM32F105?
Where can I find the USB Host demo for STM32F105?...
wfx198410 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2474  997  1821  390  1836  50  21  37  8  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号