IRFJ240R1 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Discrete semiconductor> The transistor> IRFJ240R1

IRFJ240R1: DescriptionPower Field-Effect Transistor, 13A I(D), 200V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-66, HERMETIC SEALED, METAL, TO-213AA, 2 PIN; CategoryDiscrete semiconductor The transistor; File Size23KB，2 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

IRFJ240R1 Overview

Power Field-Effect Transistor, 13A I(D), 200V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-66, HERMETIC SEALED, METAL, TO-213AA, 2 PIN

IRFJ240R1 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	TT Electronics plc
package instruction	FLANGE MOUNT, O-MBFM-P2
Reach Compliance Code	compliant
ECCN code	EAR99
Shell connection	DRAIN
Configuration	SINGLE
Minimum drain-source breakdown voltage	200 V
Maximum drain current (ID)	13 A
Maximum drain-source on-resistance	0.18 Ω
FET technology	METAL-OXIDE SEMICONDUCTOR
JEDEC-95 code	TO-66
JESD-30 code	O-MBFM-P2
JESD-609 code	e1
Number of components	1
Number of terminals	2
Operating mode	ENHANCEMENT MODE
Maximum operating temperature	150 °C
Package body material	METAL
Package shape	ROUND
Package form	FLANGE MOUNT
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Polarity/channel type	N-CHANNEL
Maximum pulsed drain current (IDM)	50 A
Certification status	Not Qualified
surface mount	NO
Terminal surface	TIN SILVER COPPER
Terminal form	PIN/PEG
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
Transistor component materials	SILICON

Preview

Download Datasheet

View All

IRFJ240

MECHANICAL DATA

Dimensions in mm (inches)

3.68

(0.145) rad.

max.

6.35 (0.250)

8.64 (0.340)

3.61 (0.142)

4.08(0.161)

rad.

N–CHANNEL

POWER MOSFET

FOR HI–REL

APPLICATIONS

DSS

D(cont)

DS(on)

200V

13A

0.18Ω

14.48 (0.570)

14.99 (0.590)

4.83 (0.190)

5.33 (0.210)

9.14 (0.360)

min.

1.27 (0.050)

1.91 (0.750)

11.94 (0.470)

12.70 (0.500)

24.13 (0.95)

24.63 (0.97)

0.71 (0.028)

0.86 (0.034)

FEATURES

• HERMETICALLY SEALED TO-66 METAL

PACKAGE

• SIMPLE DRIVE REQUIREMENTS

TO-66 METAL PACKAGE (TO213AA)

Underside View

Pin 1 = Gate

Pin 2 = Source

Case = Drain

• SCREENING OPTIONS AVAILABLE

ABSOLUTE MAXIMUM RATINGS

case

= 25°C unless otherwise stated)

, T

stg

θJC

θJA

Gate – Source Voltage

Continuous Drain Current @ T

case

= 25°C

Continuous Drain Current @ T

case

= 100°C

Pulsed Drain Current

Power Dissipation @ T

case

= 25°C

Linear Derating Factor

Operating and Storage Temperature Range

Thermal Resistance Junction to Case

Thermal Resistance Junction to Ambient

±20V

13A

50A

70W

0.56W/°C

–55 to 150°C

1.8°C/W max.

50°C/W max.

Semelab Plc reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by Semelab is believed

to be both accurate and reliable at the time of going to press. However Semelab assumes no responsibility for any errors or omissions discovered in its use.

Semelab encourages customers to verify that datasheets are current before placing orders.

Semelab plc.

Telephone +44(0)1455 556565. Fax +44(0)1455 552612.

E-mail:

sales@semelab.co.uk

Website:

http://www.semelab.co.uk

Document Number 5265

Issue 1

IRFJ240R1 Related Products

	IRFJ240R1	IRFJ240-QR-BR1	IRFJ240-QR-B	IRFJ240-JQR-BR1	IRFJ240-JQR-B	IRFJ240
Description	Power Field-Effect Transistor, 13A I(D), 200V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-66, HERMETIC SEALED, METAL, TO-213AA, 2 PIN	Power Field-Effect Transistor, 13A I(D), 200V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-66, HERMETIC SEALED, METAL, TO-213AA, 2 PIN	Power Field-Effect Transistor, 13A I(D), 200V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-66, HERMETIC SEALED, METAL, TO-213AA, 2 PIN	Power Field-Effect Transistor, 13A I(D), 200V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-66, HERMETIC SEALED, METAL, TO-213AA, 2 PIN	Power Field-Effect Transistor, 13A I(D), 200V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-66, HERMETIC SEALED, METAL, TO-213AA, 2 PIN	Power Field-Effect Transistor, 13A I(D), 200V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-66, HERMETIC SEALED, METAL, TO-213AA, 2 PIN
Is it Rohs certified?	conform to	conform to	incompatible	conform to	incompatible	incompatible
Maker	TT Electronics plc	TT Electronics plc	TT Electronics plc	TT Electronics plc	TT Electronics plc	TT Electronics plc
package instruction	FLANGE MOUNT, O-MBFM-P2	FLANGE MOUNT, O-MBFM-P2	FLANGE MOUNT, O-MBFM-P2	FLANGE MOUNT, O-MBFM-P2	FLANGE MOUNT, O-MBFM-P2	FLANGE MOUNT, O-MBFM-P2
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compli
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Shell connection	DRAIN	DRAIN	DRAIN	DRAIN	DRAIN	DRAIN
Configuration	SINGLE	SINGLE	SINGLE	SINGLE	SINGLE	SINGLE
Minimum drain-source breakdown voltage	200 V	200 V	200 V	200 V	200 V	200 V
Maximum drain current (ID)	13 A	13 A	13 A	13 A	13 A	13 A
Maximum drain-source on-resistance	0.18 Ω	0.18 Ω	0.18 Ω	0.18 Ω	0.18 Ω	0.18 Ω
FET technology	METAL-OXIDE SEMICONDUCTOR	METAL-OXIDE SEMICONDUCTOR	METAL-OXIDE SEMICONDUCTOR	METAL-OXIDE SEMICONDUCTOR	METAL-OXIDE SEMICONDUCTOR	METAL-OXIDE SEMICONDUCTOR
JEDEC-95 code	TO-66	TO-66	TO-66	TO-66	TO-66	TO-66
JESD-30 code	O-MBFM-P2	O-MBFM-P2	O-MBFM-P2	O-MBFM-P2	O-MBFM-P2	O-MBFM-P2
Number of components	1	1	1	1	1	1
Number of terminals	2	2	2	2	2	2
Operating mode	ENHANCEMENT MODE	ENHANCEMENT MODE	ENHANCEMENT MODE	ENHANCEMENT MODE	ENHANCEMENT MODE	ENHANCEMENT MODE
Maximum operating temperature	150 °C	150 °C	150 °C	150 °C	150 °C	150 °C
Package body material	METAL	METAL	METAL	METAL	METAL	METAL
Package shape	ROUND	ROUND	ROUND	ROUND	ROUND	ROUND
Package form	FLANGE MOUNT	FLANGE MOUNT	FLANGE MOUNT	FLANGE MOUNT	FLANGE MOUNT	FLANGE MOUNT
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Polarity/channel type	N-CHANNEL	N-CHANNEL	N-CHANNEL	N-CHANNEL	N-CHANNEL	N-CHANNEL
Maximum pulsed drain current (IDM)	50 A	50 A	50 A	50 A	50 A	50 A
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
surface mount	NO	NO	NO	NO	NO	NO
Terminal form	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Transistor component materials	SILICON	SILICON	SILICON	SILICON	SILICON	SILICON

Recommended Resources

Internal functional block diagram and external circuit of Hisense KFR-25GW-06BP inverter air conditioner indoor unit microprocessor

Circuit diagram of low temperature coefficient precision voltage regulator composed of CW136

Temperature alarm device circuit diagram 2

Amplitude modulation circuit using three transistors

High Common Mode Voltage Differential Amplifier Circuit

820e computer motherboard circuit diagram_47

Please advise on reading and writing USB host computer: I have a USB device, but I don't know the port. How can I read and write data? I use createfile, writefile, and readfile to open the USB device. There is no port in the USB path. The handle is opened ...; 672192076 Embedded System

[FPGA (cyclone4) second issue] Timing and simulation learning - pipeline LUT multiplier: [color=#000][font=Tahoma][size=3]Pipeline operation can be said to be the privilege of Verilog HDL language. It is difficult to implement pipeline operation in sequential operation such as C language....; wsdymg FPGA/CPLD

The galaxy pad is disassembled and disassembled [many pictures kill cats]: [i=s]This post was last edited by ljj3166 on 2015-1-7 22:17[/i] [b][size=4]There don't seem to be many posts about disassembly in the forum. I'm going to post one today. Actually, I've been a wrecker ...; ljj3166 Mobile and portable

CC1101 315M short communication distance: hi:I drew a 315M module by myself based on TI's CC1101 demo board. The inductor and capacitor are both 0402, and the inductor is Murata's winding inductor. Now I tested the communication distance and ...; wuwai Wireless Connectivity

【Book Collection】Advanced Design of Altera FPGA/CPLD: [b]Table of Contents[/b] Chapter 1 Programmable Logic Design Guidelines 1 1.1 Basic Programmable Logic Design Principles 1 1.1.1 The principle of balancing and interchanging area and speed 1 1.1.2 Har...; wzt FPGA/CPLD

the device in limp mode,operation falure: I'm really depressed. I've made a few boards recently. I encountered this problem. I used F28015, and I didn't have this problem in previous product designs.Now I've made a few new boards, but I have ...; sxxajian Microcontroller MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components