EEWORLDEEWORLDEEWORLD

Part Number

Search

5602-D-0500

Description
OFF-DELAY RELAY, DPDT, MOMENTARY, 0.15A (COIL), 31VDC (COIL), 4650mW (COIL), 2A (CONTACT), 30VDC (CONTACT), 0.05s, PANEL MOUNT
CategoryMechanical and electronic products    relay   
File Size73KB,2 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

5602-D-0500 Overview

OFF-DELAY RELAY, DPDT, MOMENTARY, 0.15A (COIL), 31VDC (COIL), 4650mW (COIL), 2A (CONTACT), 30VDC (CONTACT), 0.05s, PANEL MOUNT

5602-D-0500 Parametric

Parameter NameAttribute value
MakerTE Connectivity
Reach Compliance Codeunknown
ECCN codeEAR99
body width39.17 mm
body height46.02 mm
Body length or diameter39.17 mm
Maximum coil current (DC)0.15 A
Coil power4650 mW
Maximum coil voltage (DC)31 V
Coil/Input Power TypeDC
Maximum contact current (DC)2 A
Contact (DC) maximum rated R load2A@30VDC
Maximum contact voltage (DC)30 V
Contact/Output Power TypeDC
Electrical life100000 Cycle(s)
timed delay0.05 s
Manufacturer's serial number5600
Installation featuresPANEL MOUNT
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
physical size39.17mm X 39.17mm X 46.02mm
GuidelineMIL-R-83726
Relay actionMOMENTARY
Relay functionDPDT
Relay typeOFF-DELAY RELAY
sealHERMETICALLY SEALED
surface mountNO
Termination typeSOLDER HOOK AND WIRE
5600/5700 Series Delay On Release Timers
Fixed/Adjustable Timing, Relay Output
Product Facts
DC input delay on release
timer offered in fixed (5600)
and adjustable (5700) types
Up to 10A loads
Reverse polarity protection
CMOS digital design
Built to MIL-R-83726
environmentals
Many customizing options
Extended timing ranges
Tighter timing tolerances
Header and mounting
Different Aux. voltages
Different control line
voltages
Input either 115Vac, 60 Hz.
or 400 Hz.
CII 5600/6700 series delay on
release timers combine solid
state timing circuits with
electromechanical output
relays in robust hermetically
sealed enclosures. The 5600
types are fixed timers, while the
5700 models are adjustable via
an external resistor. Numerous
output options include 2A, 5A
and 10A rated contacts in 1,
and 2 form C (SPDT and DPDT)
arrangements.
Electrical Specifications
Timing Range:
5600 series (fixed):
50 ms to 600 s.
5700 series (adjustable):
50 ms to
240 s.
Tolerance:
±10% or ±15ms, whichever
is less
Recycle Time:
10 ms .
Reset Time:
20 ms .
Operate Time (Max.) :
10 ms (2A
and 5A models), 20ms (10A models).
Input Voltage:
18 to 31Vdc.
Control Voltage:
10 to 31Vdc. Ground
common to aux. power line. 10Vdc
minimum must be applied for a
minimum duration of 20ms to energize
output and initiate the timing circuit.
Current Drain (at 25°C, 28Vdc):
Control Line:
15mA typ., 25mA max.
Input Line De-energized (after
completion of delay period):
125
mA.
Input Line Energized:
1-pole, 2 & 5A models:
100mA.
1-pole, 10A models:
150mA.
2-pole, 2 & 5A models:
150mA.
2-pole,10A models:
240mA.
Contact Ratings:
10A contacts:
10A resistive @ 30Vdc.
5A inductive @ 30Vdc.
5A resistive @ 115 Vrms, 400 Hz
3A inductive @ 115 Vrms, 400 Hz
5A contacts:
5A resistive @ 30Vdc.
1.5A inductive @ 30Vdc.
3A resistive @ 115 Vrms, 400 Hz
1A inductive @ 115 Vrms, 400 Hz
2A contacts:
2A resistive @ 30Vdc.
1A inductive @ 30Vdc.
1A resistive @ 115 Vrms, 400 Hz
0.3A inductive @ 115 Vrms, 400 Hz
Specifications by Model Number
Fixed Timer
Model Number
5601
5602
5605
5606
5610
5611
Adjustable Timer Input
Model Number Voltage
5701
DC
5702
DC
5705
5706
5710
5711
DC
DC
DC
DC
Temperature
Range
-55°C to +85°C
-55°C to +85°C
-55°C to +85°C
-55°C to +85°C
-55°C to +85°C
-55°C to +85°C
Contact
Rating
2 Amp
2 Amp
5 Amp
5 Amp
10 Amp
10 Amp
Contact
Arrangement
1 Form C (SPDT)
2 Form C (DPDT)
1 Form C (SPDT)
2 Form C (DPDT)
1 Form C (SPDT)
2 Form C (DPDT)
Available
Enclosures
A-C-D-E
A-C-D-E
D-E
D-E
D-E
D-E
A-C-D-E
A-C-D-E
D-E
D-E
5621
5721
DC
-55°C to +125°C
2 Amp
1 Form C (SPDT)
5622
5722
DC
-55°C to +125°C
2 Amp
2 Form C (DPDT)
5625
5725
DC
-55°C to +125°C
5 Amp
1 Form C (SPDT)
5626
5726
DC
-55°C to +125°C
5 Amp
2 Form C (DPDT)
See next page for complete ordering information and outline dimensions for the available enclosures.
Environmental Specifications
Temperature Range:
-55°C to +85°C or -55°C to +125°C.
Vibration:
20 G’s, 10 - 2,000 Hz.
Shock:
50 G’s, 11 ± 1ms duration.
Insulation Resistance:
1,000
megohms, min., at 500Vdc.
Dielectric Strength:
1,000Vrms, 60
Hz., at sea level, all terminals to case.
Sealing:
Hermetic, 1.3 in. (33.0mm) of
mercury.
Life:
100,000 operations, min. (2A and
5A models); 50,000 operations, min.
(10A models);
Weight:
8.5 oz (240g) max.
Adjustable Timing Formula
(4700 types)
The resistance required to obtain timing
within this range is determined by using
the formula:
Rx = 400K (T/Tmax.) – 40K, where
Rx = External Resistance in Ohms,
T - Desired Time in Seconds, and
Tmax. = Maximum Time (Code).
A high quality deposited carbon ±1%,
0.1W (min.) resistor is recommended for
external resistance.
Timing Diagram
INPUT
CONTROL
OUTPUT
ON
OFF
ON
OFF
ON
OFF
<--- DELAY --- >
Apply input power. Upon application of
control power, the output will energize.
Remove control power and initiate delay
period.
Special Notes
10Vdc mimimum must be applied for a
minimum duration of 20ms to energize
output and initiate timing.
Units rated 10A have a minimum time
delay of 100ms.
© 2005 by Tyco Electronics Corporation. All Rights Reserved.
CII and TYCO are trademarks.
Other products and company names mentioned herein may be trademarks of their respective owners.
1
Catalog 8-1773439-1
Revised 4-05
www.tycoelectronics.com
Dimensions are in inches and
millimeters unless otherwise
specified. Values in brackets
are metric equivalents.
Dimensions are shown for
reference purposes only.
Specifications subject
to change.
USA: 1-800-522-6752
Canada: 1-905-470-4425
Mexico: 01-800-733-8926
C. America: 52-55-5-729-0425
South America: 55-11-3611-1514
Hong Kong: 852-2735-1628
Japan: 81-44-844-8013
UK: 44-141-810-8967
How to connect an 8-bit processor to a 16-bit A/D?
There are only 8-bit data input ports on the board. Is there any way to use 16-bit A/D?...
JasonnLee FPGA/CPLD
PCIE Problems FPGA Beginners and System Design
The PCIE host computer reads memory misaligned, let's analyze the reason! , I personally compiled a summary of my initial FPGA learning a few years ago, you can read it when you are bored...
feihu612 FPGA/CPLD
Do you know the purpose of the preprocessor flag #error?
This question is very useful in distinguishing a normal guy from a nerd. Only nerds would read the appendix of a C language textbook to find the answer to a question like this. Of course, if you are n...
pin1983119 Embedded System
This is an era where entertainment is king
Nintendo's new machine "Revolution" set off a craze for next-generation games at E3  If you watch TV seriously every day, you will discover many things like me. For example, one fact: Chinese people's...
xiaoxin RF/Wirelessly
Methods and precautions for reducing electromagnetic interference in PCB design
[align=left]Electromagnetic compatibility design is closely related to specific circuits. In order to carry out electromagnetic compatibility design, designers need to minimize radiation (radio freque...
ohahaha Energy Infrastructure?
[Help] How to get the clock output pulse at the I/O port?
I don't know if I can output ACLK or DCO clock pulses at the I/O port of 430F449. Can I use the following two statements to output them at the P1.5 pin? Please give me some advice and a program. Thank...
yangtao0123 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1034  2449  1772  2137  2245  21  50  36  44  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号