ICS387G-XXT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> ICS387G-XXT

ICS387G-XXT: DescriptionClock Generator, 200MHz, CMOS, PDSO16, TSSOP-16; CategoryThe embedded processor and controller Microcontrollers and processors; File Size72KB，5 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

ICS387G-XXT Overview

Clock Generator, 200MHz, CMOS, PDSO16, TSSOP-16

ICS387G-XXT Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	TSSOP
package instruction	TSSOP,
Contacts	16
Reach Compliance Code	compliant
ECCN code	EAR99
JESD-30 code	R-PDSO-G16
JESD-609 code	e0
length	5 mm
Humidity sensitivity level	1
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Maximum output clock frequency	200 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	240
Master clock/crystal nominal frequency	50 MHz
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	3.13 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	20
width	4.4 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER

Preview

Download Datasheet

View All

PRELIMINARY INFORMATION

ICS387

Quad PLL Quick Turn Clock Synthesizer

Features

• Packaged as 16 pin TSSOP

• Quick turn frequency programming allows

samples as quickly as one day

• Up to 2 outputs can be low-skew

• Can include 8 selectable output frequencies

• Up to 3 reference outputs

• Replaces multiple crystals and oscillators

• Output frequencies up to 200 MHz at 3.3V

• Input crystal frequency of 5 - 27 MHz

• Input clock frequency of 2 - 50 MHz

• Duty cycle of 45/55

• Operating voltages of 3.3 V or 5 V

• Advanced, low power CMOS process

Description

The ICS387 QTClock™ generates up to 5 high quality,

high frequency clock outputs including a reference

from a low frequency crystal or clock input. It is designed

to replace crystals and crystal oscillators in most

electronic systems. The ICS387 contains a One Time

Programmable (OTP) ROM which is factory programmed

with PLL divider values to output a broad range of

frequencies up to 200 MHz, allowing customer

requests for different frequencies to be shipped in 1-3

days. Programming features include a selectable

frequency table and up to 2 low-skew outputs.

Using Phase-Locked-Loop (PLL) techniques, the

device runs from a standard fundamental mode,

inexpensive crystal, or clock. It can replace multiple

crystals and oscillators, saving board space and cost.

Block Diagram

S2:S0

OTP

ROM

with PLL

Divider

Values

PLLA

CLK1

Divide

Logic

and

Output

Control

CLK2

CLK3

CLK4

PLLD

PLLB

Crystal

or clock

input

PLLC

X1/ICLK

Crystal

Oscillator

CLK5

PDTS (all outputs and PLLs)

Capacitors are required with a crystal input.

MDS 387 A

Revision 050401

Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA• 95126 •( 408) 295-9800 • www.icst.com

PRELIMINARY INFORMATION

ICS387

Quad PLL Quick Turn Clock Synthesizer

Device Configuration

The ICS387 QTClock provides the facility for up to 5 clock outputs. The outputs are derived from either the

reference input or from one of the 4 PLLs. All chip functions are controlled from an OTP ROM which has 3 input

control lines (S2, S1, S0), giving a total of 8 address locations. Each address location gives control of the following:

1) Each output can be turned off individually

2) The internal dividers for each PLL are controlled to generate any required frequency.

3) Each PLL can be turned off (powered down) individually.

4) The output divide and control logic can be configured to bring the appropriate clock to the correct pin.

5) Up to four low skew copies of the same clock can be enabled.

This chip architecture provides the user with unrivaled flexibility. For example, one of the input pins could be used

to control the power of the chip by shutting down PLLs and outputs when not used. The second and third could

be used to change the output clock frequencies.

The specification is complete when the ICS387 QTClock Order Form accompanies this data sheet. The order form

lists the input and CLK actual frequencies, as well as any other available options. This unique configuration is given

a two character alphanumeric programming code (ICS387-xx), which must be specified when referring to samples

or ordering parts.

Frequency Select Table

The ICS387 can be configured so that one PLL provides up to 8 frequency selections. For example, CPU

frequencies of 66.7 MHz, 100.0 MHz, 133.3 MHz, and 166.7 MHz could be included. This information should be

indicated on the Order Form when the ICS387 is initially defined.

External Components / Crystal Selection

The ICS387 requires a 0.01µF decoupling capacitor to be connected between VDD and GND on pins 5 and 6, and

another between pins 12 and 11. These must be connected close to the ICS387 to minimize lead inductance. No

external power supply filtering is required for this device. A 33

Ω

series terminating resistor can be used next to

each CLK pin. For a crystal input, a parallel resonant, fundamental mode crystal should be used. Crystal capacitors

must be connected from each of the pins X1 and X2 to Ground. The value (in pF) of these crystal caps should equal

(CL -6pf)*2, where CL is the crystal load capacitance in pF. As an example, for a crystal with 16 pF load capacitance,

each crystal capacitor would be 20 pF [(16 - 6pf)*2 = 20].

For a clock input, connect to X1/ICLK and leave X2 unconnected (no capacitors on either X1 or X2).

MDS 387 A

Revision 050401

Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA• 95126 •( 408) 295-9800 • www.icst.com

ICS387G-XXT Related Products

	ICS387G-XXT	ICS387G-XXIT-LF	ICS387G-XXI-LF	ICS387G-XX-LF	ICS387G-XXT-LF	ICS387G-XXIT	ICS387G-XX	ICS387G-XXI
Description	Clock Generator, 200MHz, CMOS, PDSO16, TSSOP-16	Clock Generator, 200MHz, CMOS, PDSO16, TSSOP-16	Clock Generator, 200MHz, CMOS, PDSO16, TSSOP-16	Clock Generator, 200MHz, CMOS, PDSO16, TSSOP-16	Clock Generator, 200MHz, CMOS, PDSO16, TSSOP-16	Clock Generator, 200MHz, CMOS, PDSO16, TSSOP-16	Clock Generator, 200MHz, CMOS, PDSO16, TSSOP-16	Clock Generator, 200MHz, CMOS, PDSO16, TSSOP-16
Is it lead-free?	Contains lead	Lead free	Lead free	Lead free	Lead free	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	conform to	conform to	conform to	conform to	incompatible	incompatible	incompatible
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
package instruction	TSSOP,	TSSOP,	TSSOP,	TSSOP,	TSSOP,	TSSOP,	TSSOP,	TSSOP,
Contacts	16	16	16	16	16	16	16	16
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
JESD-30 code	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16
JESD-609 code	e0	e3	e3	e3	e3	e0	e0	e0
length	5 mm	5 mm	5 mm	5 mm	5 mm	5 mm	5 mm	5 mm
Number of terminals	16	16	16	16	16	16	16	16
Maximum operating temperature	70 °C	85 °C	85 °C	70 °C	70 °C	85 °C	70 °C	85 °C
Maximum output clock frequency	200 MHz	200 MHz	200 MHz	200 MHz	200 MHz	200 MHz	200 MHz	200 MHz
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	240	260	260	260	260	240	240	240
Master clock/crystal nominal frequency	50 MHz	50 MHz	50 MHz	50 MHz	50 MHz	50 MHz	50 MHz	50 MHz
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm
Maximum supply voltage	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage	3.13 V	3.13 V	3.13 V	3.13 V	3.13 V	3.13 V	3.13 V	3.13 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	20	30	30	30	30	20	20	20
width	4.4 mm	4.4 mm	4.4 mm	4.4 mm	4.4 mm	4.4 mm	4.4 mm	4.4 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER

Recommended Resources

Color light chain circuit with adjustable frequency and direction

Timing socket principle circuit diagram

One SIPU STR soft starter controls two motors

LM389 single chip intercom A

Random electronic toy circuit

Push-pull power amplifier circuit

Review of past EEWORLD Newsletters: 1. EEWORLD Electronic Journal Issue 1: iSuppli lowers its 2008 market forecast 2. EEWORLD Electronic Journal Issue 2: Top 10 chip stories look forward to 2008 3. EEWORLD e-journal issue 3: CES faces a...; EEWORLD社区 Suggestions & Announcements

[NXP Rapid IoT Review] + Learning and thinking about hardware schematics: I have three days off and need to take care of my kids. I only have some time today to do it! I quickly studied the hardware schematics of the kit and found it more and more powerful. As other players...; anananjjj RF/Wirelessly

[ MicroPython DIY ] Wire Connecting State Detector Wire Connecting State Detector (0): [i=s]This post was last edited by China Robin Bird on 2018-7-26 19:03[/i][index] [#1] Home page[#2] Scheduling function module[#3] Detection function module[#4] Mechanical button driver module[#5] OLE...; 中国罗宾鸟 MicroPython Open Source section

How to download programs via Bluetooth: Can I download programs via Bluetooth? How do I do that?...; sqz222 RF/Wirelessly

CircuitPython starts supporting Open Book: CircuitPython began to support the open source Open Book....; dcexpert MicroPython Open Source section

[STM32F7 Design Contest Invader] Progress Post Completed Basic Tracking: In terms of image processing, I used to use opencv and MATLAB more. I didn't have much experience with single-chip microcomputer processing. I gained a lot from this competition. The tracking video sh...; z頔 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components