SN74AUP2G125YZPR datasheet, PDF

Datasheet> All Categories > logic> logic> SN74AUP2G125YZPR

SN74AUP2G125YZPR: DescriptionLow-Power Dual Bus Buffer Gate With 3-State Outputs 8-DSBGA -40 to 85; Categorylogic logic; File Size1MB，26 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74AUP2G125YZPR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74AUP2G125YZPR	-	-	View	Buy Now

SN74AUP2G125YZPR Overview

Low-Power Dual Bus Buffer Gate With 3-State Outputs 8-DSBGA -40 to 85

SN74AUP2G125YZPR Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	BGA
package instruction	VFBGA, BGA8,2X4,20
Contacts	8
Reach Compliance Code	compli
ECCN code	EAR99
Factory Lead Time	1 week
Control type	ENABLE LOW
Counting direction	UNIDIRECTIONAL
series	AUP/ULP/V
JESD-30 code	R-PBGA-B8
JESD-609 code	e1
length	1.9 mm
Load capacitance (CL)	30 pF
Logic integrated circuit type	BUS DRIVER
MaximumI(ol)	0.004 A
Humidity sensitivity level	1
Number of digits	1
Number of functions	2
Number of ports	2
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	VFBGA
Encapsulate equivalent code	BGA8,2X4,20
Package shape	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
method of packing	TR
Peak Reflow Temperature (Celsius)	260
power supply	1.2/3.3 V
Maximum supply current (ICC)	0.0009 mA
Prop。Delay @ Nom-Su	31.1 ns
propagation delay (tpd)	4.6 ns
Certification status	Not Qualified
Maximum seat height	0.5 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	0.8 V
Nominal supply voltage (Vsup)	1.1 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	0.5 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
translate	N/A
width	0.9 mm

SN74AUP2G125YZPR Related Products

	SN74AUP2G125YZPR	SN74AUP2G125DCUR	SN74AUP2G125RSER	SN74AUP2G125DQER	SN74AUP2G125YFPR
Description	Low-Power Dual Bus Buffer Gate With 3-State Outputs 8-DSBGA -40 to 85	Low-Power Dual Bus Buffer Gate With 3-State Outputs 8-VSSOP -40 to 85	Low-Power Dual Bus Buffer Gate With 3-State Outputs 8-UQFN -40 to 85	Low-Power Dual Bus Buffer Gate With 3-State Outputs 8-X2SON -40 to 85	Low-Power Dual Bus Buffer Gate With 3-State Outputs 8-DSBGA -40 to 85
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Is it lead-free?	Lead free	Lead free	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to
Parts packaging code	BGA	SOIC	QFN	SON	BGA
package instruction	VFBGA, BGA8,2X4,20	VSSOP, TSSOP8,.12,20	VQCCN, LCC8,.06SQ,20	VSON, SOLCC8,.04,14	VFBGA, BGA8,2X4,16
Contacts	8	8	8	8	8
Reach Compliance Code	compli	compli	compli	compli	compli
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99
Factory Lead Time	1 week	6 weeks	6 weeks	6 weeks	1 week
Control type	ENABLE LOW	ENABLE LOW	ENABLE LOW	ENABLE LOW	ENABLE LOW
Counting direction	UNIDIRECTIONAL	UNIDIRECTIONAL	UNIDIRECTIONAL	UNIDIRECTIONAL	UNIDIRECTIONAL
series	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V
JESD-30 code	R-PBGA-B8	R-PDSO-G8	S-PQCC-N8	R-PDSO-N8	R-PBGA-B8
JESD-609 code	e1	e4	e4	e4	e1
length	1.9 mm	2.3 mm	1.5 mm	1.4 mm	1.57 mm
Load capacitance (CL)	30 pF	30 pF	30 pF	30 pF	30 pF
Logic integrated circuit type	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER
MaximumI(ol)	0.004 A	0.004 A	0.004 A	0.004 A	0.004 A
Humidity sensitivity level	1	1	1	1	1
Number of digits	1	1	1	1	1
Number of functions	2	2	2	2	2
Number of ports	2	2	2	2	2
Number of terminals	8	8	8	8	8
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	VFBGA	VSSOP	VQCCN	VSON	VFBGA
Encapsulate equivalent code	BGA8,2X4,20	TSSOP8,.12,20	LCC8,.06SQ,20	SOLCC8,.04,14	BGA8,2X4,16
Package shape	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH	CHIP CARRIER, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
method of packing	TR	TR	TR	TR	TR
Peak Reflow Temperature (Celsius)	260	260	260	260	260
power supply	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V
Maximum supply current (ICC)	0.0009 mA	0.0009 mA	0.0009 mA	0.0009 mA	0.0009 mA
Prop。Delay @ Nom-Su	31.1 ns	31.1 ns	31.1 ns	31.1 ns	31.1 ns
propagation delay (tpd)	4.6 ns	4.6 ns	4.6 ns	31.1 ns	4.6 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	0.5 mm	0.9 mm	0.6 mm	0.4 mm	0.5 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V
Nominal supply voltage (Vsup)	1.1 V	1.1 V	1.1 V	1.2 V	1.1 V
surface mount	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)	Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL	GULL WING	NO LEAD	NO LEAD	BALL
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.35 mm	0.4 mm
Terminal location	BOTTOM	DUAL	QUAD	DUAL	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
translate	N/A	N/A	N/A	N/A	N/A
width	0.9 mm	2 mm	1.5 mm	1 mm	0.77 mm
Maker	Texas Instruments	Texas Instruments	-	-	Texas Instruments

Recommended Resources

24% bandwidth tone decoder

Commonly used low pass filter circuit c

MC3X164 series reset circuit diagram

AD7520 double buffer interface through 8031P0 port

555 multi-purpose detection diagram board circuit

Anti-electric shock verbal warning circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components