HD74ACT165FP datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> HD74ACT165FP

HD74ACT165FP: DescriptionParallel In Serial Out, ACT Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, FP-16DA; Categorylogic logic; File Size68KB，11 Pages; ManufacturerHitachi （Renesas ）; Websitehttp://www.renesas.com/eng/

Download Datasheet Parametric Compare View All

HD74ACT165FP Overview

Parallel In Serial Out, ACT Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, FP-16DA

HD74ACT165FP Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Hitachi （Renesas ）
Parts packaging code	SOIC
package instruction	SOP, SOP16,.4
Contacts	16
Reach Compliance Code	unknown
Other features	CLOCK INHIBIT
Counting direction	RIGHT
series	ACT
JESD-30 code	R-PDSO-G16
JESD-609 code	e0
length	10.06 mm
Logic integrated circuit type	PARALLEL IN SERIAL OUT
Maximum Frequency@Nom-Sup	60000000 Hz
Number of digits	8
Number of functions	1
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP16,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
propagation delay (tpd)	16.5 ns
Certification status	Not Qualified
Maximum seat height	2.2 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Trigger type	POSITIVE EDGE
width	5.5 mm
minfmax	60 MHz

Preview

Download Datasheet

View All

HD74AC165/HD74ACT165

Parallel-Load 8-bit Shift Register

ADE-205-374 (Z)

1st. Edition

Sep. 2000

Description

This 8-bit serial shift register shifts data from Q

to Q

when clocked, Parallel inputs to each stage are

enabled by a low level at the Shift/Load Input. Also included is a gated clock input and a complementary

output from the eighth bit.

Clocking is accomplished through a 2-input NOR gate permitting one input to be used as a clock inhibit

function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with

the Shift/Load input high enables the other clock input. Data transfer occurs on the positive going edge of

the clock. Parallel loading is inhibited as long as the Shift/Load input is high. When taken low, data at the

parallel inputs is loaded directly into the register independent of the state of the clock.

Features

•

Outputs Source/Sink 24 mA

•

HD74ACT165 has TTL-Compatible Inputs

HD74ACT165FP Related Products

	HD74ACT165FP	HD74AC165T	HD74AC165FP	HD74AC165P	HD74ACT165P	HD74ACT165RP	HD74AC165RP
Description	Parallel In Serial Out, ACT Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, FP-16DA	Parallel In Serial Out, AC Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, TTP-16DA	Parallel In Serial Out, AC Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, FP-16DA	Parallel In Serial Out, AC Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDIP16, DP-16	Parallel In Serial Out, ACT Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDIP16, DP-16	Parallel In Serial Out, ACT Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, FP-16DN	Parallel In Serial Out, AC Series, 8-Bit, Right Direction, Complementary Output, CMOS, PDSO16, FP-16DN
Parts packaging code	SOIC	SOIC	SOIC	DIP	DIP	SOIC	SOIC
package instruction	SOP, SOP16,.4	TSSOP,	SOP, SOP16,.4	DIP, DIP16,.3	DIP, DIP16,.3	SOP,	SOP,
Contacts	16	16	16	16	16	16	16
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown
Other features	CLOCK INHIBIT	ALSO OPRATES AT 5V VCC NOMINAL; CLOCK INHIBIT	ALSO OPRATES AT 5V VCC NOMINAL; CLOCK INHIBIT	ALSO OPRATES AT 5V VCC NOMINAL; CLOCK INHIBIT	CLOCK INHIBIT	CLOCK INHIBIT	ALSO OPRATES AT 5V VCC NOMINAL; CLOCK INHIBIT
Counting direction	RIGHT	RIGHT	RIGHT	RIGHT	RIGHT	RIGHT	RIGHT
series	ACT	AC	AC	AC	ACT	ACT	AC
JESD-30 code	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDIP-T16	R-PDIP-T16	R-PDSO-G16	R-PDSO-G16
length	10.06 mm	5 mm	10.06 mm	19.2 mm	19.2 mm	9.9 mm	9.9 mm
Logic integrated circuit type	PARALLEL IN SERIAL OUT	PARALLEL IN SERIAL OUT	PARALLEL IN SERIAL OUT	PARALLEL IN SERIAL OUT	PARALLEL IN SERIAL OUT	PARALLEL IN SERIAL OUT	PARALLEL IN SERIAL OUT
Number of digits	8	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1	1
Number of terminals	16	16	16	16	16	16	16
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	TSSOP	SOP	DIP	DIP	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	IN-LINE	IN-LINE	SMALL OUTLINE	SMALL OUTLINE
propagation delay (tpd)	16.5 ns	21.5 ns	21.5 ns	21.5 ns	16.5 ns	16.5 ns	21.5 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.2 mm	1.1 mm	2.2 mm	5.06 mm	5.06 mm	1.75 mm	1.75 mm
Maximum supply voltage (Vsup)	5.5 V	3.6 V	3.6 V	3.6 V	5.5 V	5.5 V	3.6 V
Minimum supply voltage (Vsup)	4.5 V	3 V	3 V	3 V	4.5 V	4.5 V	3 V
Nominal supply voltage (Vsup)	5 V	3.3 V	3.3 V	3.3 V	5 V	5 V	3.3 V
surface mount	YES	YES	YES	NO	NO	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	THROUGH-HOLE	THROUGH-HOLE	GULL WING	GULL WING
Terminal pitch	1.27 mm	0.65 mm	1.27 mm	2.54 mm	2.54 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	5.5 mm	4.4 mm	5.5 mm	7.62 mm	7.62 mm	3.95 mm	3.95 mm
minfmax	60 MHz	90 MHz	90 MHz	90 MHz	60 MHz	60 MHz	90 MHz
Is it Rohs certified?	incompatible	-	incompatible	incompatible	incompatible	-	-
Maker	Hitachi （Renesas ）	Hitachi （Renesas ）	Hitachi （Renesas ）	Hitachi （Renesas ）	-	-	Hitachi （Renesas ）
JESD-609 code	e0	-	e0	e0	e0	-	-
Maximum Frequency@Nom-Sup	60000000 Hz	-	70000000 Hz	70000000 Hz	60000000 Hz	-	-
Encapsulate equivalent code	SOP16,.4	-	SOP16,.4	DIP16,.3	DIP16,.3	-	-
Terminal surface	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	-
Base Number Matches	-	1	1	1	1	1	-

Recommended Resources

Output protection circuit

Indicator light power indication circuit

Dining staircase leveling automatic bell circuit

TDA7053 power amplifier circuit

Fuse blown alarm circuit

Digitally controlled integrated regulated power supply

LAN89218 network interface circuit diagram: LAN89218 network interface circuit diagram LAN89218AQ,LAN89218AQR,LAN89218LAN89218AQ,LAN89218AQR,LAN89218 High-Performance, Single-Chip 10/100 Ethernet Controller for Automotive Applications The LAN89...; blogluo Integrated technical exchanges

MM32 development board review is waiting for you!: MM32 development board evaluation is waiting for you! Development board application: now to October 7 (because it happens to be the National Day holiday, the evaluation list will be issued in two wave...; okhxyyo Robotics Development

[Help] About the choice between msp430f149 and msp430f169 when simulating with proteus8.0: Regarding the choice of MSP430F149 and MSP430F169 as replacement chips in proteus8.0, these two chips are not available in proteus8.0, so I don't know how to choose them for simulation. Alas, I am not...; electricer Microcontroller MCU

This week's topic: Let's talk about PID and share your experience. Two pieces of exquisite PID materials are included: PID is the most classic and commonly used control method, and is also the most widely used in the engineering field. Based on the traditional PID, various PIDs have been derived, such as fuzzy PID, pr...; 高进 Electronics Design Contest

If the Yidian Nano module is connected in reverse, it will burn out. Others should also pay more attention.: Today I am going to test the EasyPower-Nano module LMZ10501. I made a base plate in advance for testing. At this time, I have realized the possibility of reverse connection, and specially marked the d...; role_2099 Analogue and Mixed Signal

MSP430 LaunchPad 8X8 dot matrix display: The schematic design and reference source code are as follows:[[i]This post was last edited by hansonhe on 2012-2-9 17:19[/i]]...; hansonhe Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components