EEWORLDEEWORLDEEWORLD

Part Number

Search

2SD2053S

Description
Power Bipolar Transistor, 9A I(C), 150V V(BR)CEO, 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin, TOP3, 3 PIN
CategoryDiscrete semiconductor    The transistor   
File Size170KB,4 Pages
ManufacturerPanasonic
Websitehttp://www.panasonic.co.jp/semicon/e-index.html
Download Datasheet Parametric Compare View All

2SD2053S Overview

Power Bipolar Transistor, 9A I(C), 150V V(BR)CEO, 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin, TOP3, 3 PIN

2SD2053S Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeTO-3-3L
package instructionFLANGE MOUNT, R-PSFM-T3
Contacts3
Reach Compliance Codeunknow
ECCN codeEAR99
Maximum collector current (IC)9 A
Collector-emitter maximum voltage150 V
ConfigurationSINGLE
Minimum DC current gain (hFE)80
JESD-30 codeR-PSFM-T3
JESD-609 codee0
Number of components1
Number of terminals3
Maximum operating temperature150 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Polarity/channel typeNPN
Maximum power dissipation(Abs)2.5 W
Certification statusNot Qualified
surface mountNO
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
transistor applicationsAMPLIFIER
Transistor component materialsSILICON
Nominal transition frequency (fT)20 MHz
Base Number Matches1
Power Transistors
2SD2053
Silicon NPN triple diffusion planar type
For high power amplification
Complementary to 2SB1362
Unit: mm
M
Di ain
sc te
on na
tin nc
ue e/
d
15.0±0.5
13.0±0.5
4.0±0.1
4.5±0.2
4.0±0.1
q
q
q
q
15.0±0.2
High breakdown voltage: V
CEO
= 150V
Satisfactory linearity of foward current transfer ratio h
FE
Wide area of safe operation (ASO)
High transition frequency f
T
(T
C
=25˚C)
16.2±0.5
Solder Dip
s
Absolute Maximum Ratings
Parameter
Symbol
V
CBO
V
CEO
V
EBO
I
CP
I
C
Collector to base voltage
Collector to emitter voltage
Emitter to base voltage
Peak collector current
Collector current
Collector power T
C
=25°C
dissipation
Ta=25°C
Junction temperature
Storage temperature
P
C
T
j
T
stg
s
Electrical Characteristics
Parameter
Collector cutoff current
Emitter cutoff current
(T
C
=25˚C)
Symbol
nt
in
I
CBO
I
EBO
h
FE1
h
FE3
V
BE
f
T
C
ob
/D
Forward current transfer ratio
h
FE2*
en
Collector to emitter saturation voltage
an
Base to emitter voltage
V
CE(sat)
nt
Transition frequency
M
ai
Collector output capacitance
*
h
FE2
Rank classification
Q
60 to 120
S
80 to 160
Rank
h
FE2
Pl
e
100 to 200
pl d in
as
an c
e
ed lud
pl
vi
an m m es
si
tf
ed ain ai fo
ol
lo dis dis ten nte llow
ht w c
tp in o co an nan in
:// g nt n ce c g
pa U in tin t e fo
na RL ue ue ype typ ur
so a d t d
e Pr
od
ni bo yp typ
c. u e e
uc
ne t l
d
tl
at
ife
t/s e
cy
c/ st
en in
cl
e
fo
st
rm
ag
at
e.
io
n.
10.5±0.5
2.0±0.1
20.0±0.3
19.0±0.3
φ3.2±0.1
3.5
2.0±0.2
12.5
s
Features
Ratings
150
150
5
Unit
V
V
V
A
A
1.1±0.1
1.4±0.3
5.45±0.3
0.6±0.2
10.9±0.5
2
1
3
15
9
100
2.5
W
1:Base
2:Collector
3:Emitter
EIAJ:SC–65(a)
TOP–3 Package(a)
150
˚C
˚C
–55 to +150
ue
Conditions
min
typ
max
50
50
Unit
µA
µA
V
CB
= 150V, I
E
= 0
V
EB
= 3V, I
C
= 0
co
V
CE
= 5V, I
C
= 20mA
V
CE
= 5V, I
C
= 1A
V
CE
= 5V, I
C
= 7A
V
CE
= 5V, I
C
= 7A
20
60
20
is
200
ce
1.8
2.0
V
V
I
C
= 7A, I
B
= 0.7A
V
CE
= 5V, I
C
= 0.5A, f = 1MHz
20
MHz
pF
V
CB
= 10V, I
E
= 0, f = 1MHz
150
P
1

2SD2053S Related Products

2SD2053S 2SD2053Q 2SD2053P
Description Power Bipolar Transistor, 9A I(C), 150V V(BR)CEO, 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin, TOP3, 3 PIN Power Bipolar Transistor, 9A I(C), 150V V(BR)CEO, 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin, TOP3, 3 PIN Power Bipolar Transistor, 9A I(C), 150V V(BR)CEO, 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin, TOP3, 3 PIN
Is it Rohs certified? incompatible incompatible incompatible
Parts packaging code TO-3-3L TO-3-3L TO-3-3L
package instruction FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3
Contacts 3 3 3
Reach Compliance Code unknow unknow unknow
ECCN code EAR99 EAR99 EAR99
Maximum collector current (IC) 9 A 9 A 9 A
Collector-emitter maximum voltage 150 V 150 V 150 V
Configuration SINGLE SINGLE SINGLE
Minimum DC current gain (hFE) 80 60 100
JESD-30 code R-PSFM-T3 R-PSFM-T3 R-PSFM-T3
JESD-609 code e0 e0 e0
Number of components 1 1 1
Number of terminals 3 3 3
Maximum operating temperature 150 °C 150 °C 150 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form FLANGE MOUNT FLANGE MOUNT FLANGE MOUNT
Polarity/channel type NPN NPN NPN
Maximum power dissipation(Abs) 2.5 W 2.5 W 2.5 W
Certification status Not Qualified Not Qualified Not Qualified
surface mount NO NO NO
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal location SINGLE SINGLE SINGLE
transistor applications AMPLIFIER AMPLIFIER AMPLIFIER
Transistor component materials SILICON SILICON SILICON
Nominal transition frequency (fT) 20 MHz 20 MHz 20 MHz
Base Number Matches 1 1 1
BT138
Bidirectional thyristor BT138 Technical data...
lorant Industrial Control Electronics
About Telecommunications
I majored in computer science, and I know nothing about microcontrollers and hardware-related things... So my question may be strange, please forgive me. If a microcontroller is connected to an Ethern...
vinsonsu Embedded System
ATmega16 and TSL2561 programming help
//ICC-AVR application builder : 2011-7-5 上午 09:21:59// Target : M16// Crystal: 4.0000Mhz #include iom16v.h#include macros.h#include stdio.h#define TSL2561_ADDRESS 0x29#define TSL2561_WR 0x29#define TS...
guowj513 Microchip MCU
Questions about dual-port memory in dual-bus architecture?
In a dual bus architecture (there is a memory bus between the CPU and the memory), what does dual port memory mean? Which two ports does dual port refer to? Is it one port connected to the system bus ...
zjhzlswxh Embedded System
Generate programming file error, please help
一个很简单的程序实例: module test1(a,b,c,out);input a,b,c;output out;assign out=(c==0)?a:b;endmodule 编译时出现两个警告: WARNING:LIT:701 - PAD symbol "a" has an undefined IOSTANDARD. WARNING:LIT:702 - PAD symbol "a" is ...
franky1006 FPGA/CPLD
For safety reasons, iPhone 12 has a unique antenna design
5G development is in full swing, and many 5G mobile phones have been launched on the market, but only a few of them can provide all available spectrum, and there is still the problem of consuming colu...
eric_wang RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1382  966  2911  591  2442  28  20  59  12  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号