59L212 datasheet, PDF - EEWORLD Datasheet

59L212: DescriptionRectifier Diode, Avalanche, 1 Element, 0.59A, 21200V V(RRM), Silicon; CategoryDiscrete semiconductor diode; File Size56KB，1 Pages; ManufacturerEDAL; Websitehttp://www.edal.com/

Download Datasheet Parametric View All

59L212 Overview

Rectifier Diode, Avalanche, 1 Element, 0.59A, 21200V V(RRM), Silicon

Parameter Name	Attribute value
Maker	EDAL
package instruction	O-XALF-W2
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	HIGH RELIABILITY
Shell connection	ISOLATED
Configuration	SINGLE
Diode component materials	SILICON
Diode type	RECTIFIER DIODE
JESD-30 code	O-XALF-W2
Number of components	1
Number of terminals	2
Maximum operating temperature	150 °C
Minimum operating temperature	-65 °C
Maximum output current	0.59 A
Package body material	UNSPECIFIED
Package shape	ROUND
Package form	LONG FORM
Certification status	Not Qualified
Maximum repetitive peak reverse voltage	21200 V
surface mount	NO
technology	AVALANCHE
Terminal form	WIRE
Terminal location	AXIAL

【Digging Power Supply】LM317 current expansion adjustable power supply: I used to make a current-expanding adjustable power supply for my classmate's video doorbell....; 蓝雨夜 Analogue and Mixed Signal

Seeking the principle of the printer high voltage module: Does anyone know the principle of the high-voltage module of a laser printer? I need information on this recently, but I can't find it on the Internet. If you know, please tell me. Thank you very much...; sizumiyazhao Integrated technical exchanges

Help on using Darlington tube: The function I want to achieve is that the output OUT only changes between 0V and 24V, and the output current is 50mA. Now I use a Darlington tube to achieve it. When the input is 24V, the Darlington ...; 黎淮安 Analog electronics

FPGA Implementation of Selected Area Capture of DVI Output Image: ...; 至芯科技FPGA大牛 FPGA/CPLD

Research on the structure of PCI high-speed measurement and control system based on DSP: [b][font=宋体]Introduction[/font] [/b] [font=宋体]With the continuous improvement of the cost-effectiveness of digital signal processing chips, the application field of digital signal processing has devel...; 程序天使 Industrial Control Electronics

Altera FFT ip core simulation problem: The project I built includes a DDC, an FFT control module and an FFT ip core. The previous DDC functions can be simulated successfully, but there is a problem with the FFT part. The FFT either has no ...; zhenpeng25 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components