P82586-6 datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> P82586-6

Preview

P82586-6: DescriptionLAN Controller, 1 Channel(s), 1.25MBps, NMOS, PDIP48, DIP-48; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，37 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric Compare View All

P82586-6 Overview

LAN Controller, 1 Channel(s), 1.25MBps, NMOS, PDIP48, DIP-48

P82586-6 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Intel
Parts packaging code	DIP
package instruction	DIP, DIP48,.6
Contacts	48
Reach Compliance Code	compliant
Other features	MICROINSTRUCTION ROM; ON-CHIP MEMORY MANAGEMENT
Address bus width	24
boundary scan	NO
Bus compatibility	80186; 80188
maximum clock frequency	6 MHz
letter of agreement	SYNC, HDLC
Data encoding/decoding methods	NRZ; BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	1.25 MBps
External data bus width	16
JESD-30 code	R-PDIP-T48
JESD-609 code	e0
length	61.79 mm
low power mode	NO
Number of DMA channels	4
Number of I/O lines
Number of serial I/Os	1
Number of terminals	48
On-chip data RAM width
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP48,.6
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Certification status	Not Qualified
RAM (number of words)	0
Maximum seat height	5.08 mm
Maximum slew rate	550 mA
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	NMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	15.24 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, LAN

Preview

Download Datasheet

View All

P82586-6 Related Products

	P82586-6	N82586-10	C82586-10	P82586-10	C82586-6	N82586-6
Description	LAN Controller, 1 Channel(s), 1.25MBps, NMOS, PDIP48, DIP-48	LAN Controller, 1 Channel(s), 1.25MBps, NMOS, PQCC68, PLASTIC, LCC-68	LAN Controller, 1 Channel(s), 1.25MBps, NMOS, CDIP48, DIP-48	LAN Controller, 1 Channel(s), 1.25MBps, NMOS, PDIP48, DIP-48	LAN Controller, 1 Channel(s), 1.25MBps, NMOS, CDIP48, DIP-48	LAN Controller, 1 Channel(s), 1.25MBps, NMOS, PQCC68, PLASTIC, LCC-68
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	DIP	LCC	DIP	DIP	DIP	LCC
package instruction	DIP, DIP48,.6	QCCJ, LDCC68,1.0SQ	WDIP, DIP48,.6	DIP, DIP48,.6	WDIP, DIP48,.6	QCCJ, LDCC68,1.0SQ
Contacts	48	68	48	48	48	68
Reach Compliance Code	compliant	unknow	unknow	unknow	compliant	compliant
Other features	MICROINSTRUCTION ROM; ON-CHIP MEMORY MANAGEMENT	MICROINSTRUCTION ROM; ON-CHIP MEMORY MANAGEMENT	MICROINSTRUCTION ROM; ON-CHIP MEMORY MANAGEMENT	MICROINSTRUCTION ROM; ON-CHIP MEMORY MANAGEMENT	MICROINSTRUCTION ROM; ON-CHIP MEMORY MANAGEMENT	MICROINSTRUCTION ROM; ON-CHIP MEMORY MANAGEMENT
Address bus width	24	24	24	24	24	24
boundary scan	NO	NO	NO	NO	NO	NO
Bus compatibility	80186; 80188	80186; 80188	80186; 80188	80186; 80188	80186; 80188	80186; 80188
maximum clock frequency	6 MHz	10 MHz	10 MHz	10 MHz	6 MHz	6 MHz
letter of agreement	SYNC, HDLC	SYNC, HDLC	SYNC, HDLC	SYNC, HDLC	SYNC, HDLC	SYNC, HDLC
Data encoding/decoding methods	NRZ; BIPH-LEVEL(MANCHESTER)	NRZ; BIPH-LEVEL(MANCHESTER)	NRZ; BIPH-LEVEL(MANCHESTER)	NRZ; BIPH-LEVEL(MANCHESTER)	NRZ; BIPH-LEVEL(MANCHESTER)	NRZ; BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	1.25 MBps	1.25 MBps	1.25 MBps	1.25 MBps	1.25 MBps	1.25 MBps
External data bus width	16	16	16	16	16	16
JESD-30 code	R-PDIP-T48	S-PQCC-J68	R-CDIP-T48	R-PDIP-T48	R-CDIP-T48	S-PQCC-J68
JESD-609 code	e0	e0	e0	e0	e0	e0
length	61.79 mm	24.2 mm	60.96 mm	61.79 mm	60.96 mm	24.2 mm
low power mode	NO	NO	NO	NO	NO	NO
Number of DMA channels	4	4	4	4	4	4
Number of serial I/Os	1	1	1	1	1	1
Number of terminals	48	68	48	48	48	68
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, METAL-SEALED COFIRED	PLASTIC/EPOXY	CERAMIC, METAL-SEALED COFIRED	PLASTIC/EPOXY
encapsulated code	DIP	QCCJ	WDIP	DIP	WDIP	QCCJ
Encapsulate equivalent code	DIP48,.6	LDCC68,1.0SQ	DIP48,.6	DIP48,.6	DIP48,.6	LDCC68,1.0SQ
Package shape	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR	SQUARE
Package form	IN-LINE	CHIP CARRIER	IN-LINE, WINDOW	IN-LINE	IN-LINE, WINDOW	CHIP CARRIER
power supply	5 V	5 V	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	4.83 mm	5.51 mm	5.08 mm	5.51 mm	4.83 mm
Maximum slew rate	550 mA	550 mA	550 mA	550 mA	550 mA	550 mA
Maximum supply voltage	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	NO	NO	NO	YES
technology	NMOS	NMOS	NMOS	NMOS	NMOS	NMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	J BEND	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	J BEND
Terminal pitch	2.54 mm	1.27 mm	2.54 mm	2.54 mm	2.54 mm	1.27 mm
Terminal location	DUAL	QUAD	DUAL	DUAL	DUAL	QUAD
width	15.24 mm	24.2 mm	15.24 mm	15.24 mm	15.24 mm	24.2 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, LAN	SERIAL IO/COMMUNICATION CONTROLLER, LAN	SERIAL IO/COMMUNICATION CONTROLLER, LAN	SERIAL IO/COMMUNICATION CONTROLLER, LAN	SERIAL IO/COMMUNICATION CONTROLLER, LAN	SERIAL IO/COMMUNICATION CONTROLLER, LAN
Base Number Matches	-	1	1	1	1	-

Recommended Resources

Micro wireless FM microphone circuit diagram

Input and output circuit structure of MPD7500G b

Headphone circuit using field effect tube as muffler tube

Fully automatic charger that can automatically identify polarity

Application circuit of temperature controlled thyristor in alarm circuit

Typical application circuit polarity conversion circuit diagram of LT1111

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components