MCM63P737KZP166 datasheet, PDF

Datasheet> All Categories > storage> storage> MCM63P737KZP166

MCM63P737KZP166: Description128K x 36 and 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM; Categorystorage storage; File Size401KB，20 Pages; ManufacturerMotorola ( NXP ); Websitehttps://www.nxp.com

Download Datasheet Parametric View All

MCM63P737KZP166 Overview

128K x 36 and 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM

MCM63P737KZP166 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Motorola ( NXP )
Parts packaging code	BGA
package instruction	BGA,
Contacts	119
Reach Compliance Code	unknow
ECCN code	3A991.B.2.A
Maximum access time	3.5 ns
Other features	PIPELINED ARCHITECTURE
JESD-30 code	R-PBGA-B119
JESD-609 code	e0
length	22 mm
memory density	4718592 bi
Memory IC Type	CACHE SRAM
memory width	36
Number of functions	1
Number of terminals	119
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX36
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	2.4 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm

Preview

Download Datasheet

View All

MOTOROLA

Freescale Semiconductor, Inc.

SEMICONDUCTOR TECHNICAL DATA

Order this document

by MCM63P737K/D

Advance Information

128K x 36 and 256K x 18 Bit

Pipelined BurstRAM

Synchronous Fast Static RAM

The MCM63P737K and MCM63P819K are 4M–bit synchronous fast static

RAMs designed to provide a burstable, high performance, secondary cache. The

MCM63P737K (organized as 128K words by 36 bits) and the MCM63P819K

(organized as 256K words by 18 bits) integrate input registers, an output register,

a 2–bit address counter, and high speed SRAM onto a single monolithic circuit

for reduced parts count in cache data RAM applications. Synchronous design

allows precise cycle control with the use of an external clock (K).

Addresses (SA), data inputs (DQx), and all control signals except output

enable (G), sleep mode (ZZ), and linear burst order (LBO) are clock (K)

controlled through positive–edge–triggered noninverting registers.

Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst

addresses can be generated internally by the MCM63P737K and MCM63P819K

(burst sequence operates in linear or interleaved mode dependent upon the state

of LBO) and controlled by the burst address advance (ADV) input pin.

Write cycles are internally self–timed and are initiated by the rising edge of the

clock (K) input. This feature eliminates complex off–chip write pulse generation

and provides increased timing flexibility for incoming signals.

Synchronous byte write (SBx), synchronous global write (SGW), and synchro-

nous write enable (SW) are provided to allow writes to either individual bytes or

to all bytes. The bytes are designated as “a”, “b”, etc. SBa controls DQa, SBb

controls DQb, etc. Individual bytes are written if the selected byte writes SBx are

asserted with SW. All bytes are written if either SGW is asserted or if all SBx and

SW are asserted.

For read cycles, pipelined SRAMs output data is temporarily stored by an

edge–triggered output register and then released to the output buffers at the next

rising edge of clock (K).

The MCM63P737K and MCM63P819K operate from a 3.3 V core power

supply and all outputs operate on a 2.5 V or 3.3 V power supply. All inputs and

outputs are JEDEC standard JESD8–5 compatible.

•

MCM63P737K / MCM63P819K–166 = 3.5 ns Access / 6 ns Cycle (166 MHz)

MCM63P737K / MCM63P819K–150 = 3.8 ns Access / 6.7 ns Cycle (150 MHz)

MCM63P737K / MCM63P819K–133 = 4 ns Access / 7.5 ns Cycle (133 MHz)

•

3.3 V +10%, –5% Core Power Supply, 2.5 V or 3.3 V I/O Supply

•

ADSP, ADSC, and ADV Burst Control Pins

•

Selectable Burst Sequencing Order (Linear/Interleaved)

•

Single–Cycle Deselect Timing

•

Internally Self–Timed Write Cycle

•

Byte Write and Global Write Control

•

Sleep Mode (ZZ)

•

JEDEC Standard 100–Pin TQFP and 119–Pin PBGA Packages

MCM63P737K

MCM63P819K

TQ PACKAGE

TQFP

CASE 983A–01

Freescale Semiconductor, Inc...

ZP PACKAGE

PBGA

CASE 999–02

This document contains information on a new product. Specifications and information herein are subject to change without notice.

REV 1

1/24/00

Motorola, Inc. 2000

MOTOROLA FAST SRAM

For More Information On This Product,

Go to: www.freescale.com

MCM63P737K•MCM63P819K

Recommended Resources

Overheat protection circuit schematic diagram

Remote temperature sensing circuit

Timing circuit that prohibits restarting

Sound and light alarm DC regulated power supply circuit

Expansion type voltage regulator 2 circuit diagram

Shire YR-5LH warm water dispenser circuit diagram

[Repost] A brief analysis of the three major detection methods for faulty cables: [align=left][color=rgb(25, 25, 25)][font="]The initial detection method of the faulty cable is divided into the loop bridge balance method, the low-voltage pulse reflection method, and the flash teste...; 皇华Ameya360 Power technology

Industrial Control: I would like to ask if studying industrial control is promising? And how to study industrial control? I am majoring in automation....; zlwei Talking about work

EE_FPGA Basic Tutorial Series--NO.5--Serial Port Debugging: Table of Contents1. Serial communication ..................................4 1.1 Common knowledge of serial port ..............................4 1.2 Principle of serial communication ....................; chenzhufly FPGA/CPLD

How to wirelessly identify passive magnetic cards: The title is not clear, the text says:My card was swallowed by the ATM that day, so I had to go to the bank to withdraw money. After entering, I found that I had to queue up to get a ticket. But I fou...; 辛昕 Creative Market

What should I do after I finish learning microcontrollers by myself?: I am already working, and my job has nothing to do with MCU, but I like MCU, and I want to work in this industry after self-study. What should I do? Should I take an exam or participate in a competiti...; 卡卡的71 MCU

An in-depth analysis of the "five insurances and one fund" is a must-read for working people: Share: [url]https://home.eeworld.com.cn/my/space.php?uid=127036&[/url];do=blog&id=28113 I believe that working brothers and sisters are very concerned about the social insurance they pay for... Read i...; 水牛 Talking about work

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components