KSS093-236GT datasheet, PDF - EEWORLD Datasheet

KSS093-236GT: DescriptionIC Socket, SIP93, 93 Contact(s),; CategoryThe connector socket; File Size47KB，1 Pages; ManufacturerAdvanced Interconnections Corp.

Download Datasheet Parametric View All

KSS093-236GT Overview

IC Socket, SIP93, 93 Contact(s),

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Advanced Interconnections Corp.
Reach Compliance Code	compliant
ECCN code	EAR99
Contact to complete cooperation	TIN LEAD OVER NICKEL
Contact completed and terminated	Gold (Au) - with Nickel (Ni) barrier
Contact material	BERYLLIUM COPPER/COPPER ALLOY
Device slot type	IC SOCKET
Type of equipment used	SIP93
Shell material	POLYIMIDE
JESD-609 code	e4
Number of contacts	93

U VISION4 crack help: The tutorial says that when you crack to the last step, the time will be displayed in the white box, for example, 2020. My U VISION has been cracked to the last step, and there is no time displayed in...; NJMKL 51mcu

[Repost] We love technology as much as we love life - Los Angeles Windows Hardware Engineering Conference (serial): First photo: Our Festival As an avid hardware enthusiast, I started paying attention to the WinHEC conference in the United States when I was in high school. Today, I finally have the opportunity to a...; 副团长夫人 Talking

Help with understanding of FPGA generating FSK modulation signal: ( 5 ) Both channels can generate FSK modulation waves. The frequency of the internal modulation signal is no more than 10Hz , the upper side frequency is 12kHz , and the lower side frequency is 8kHz ;...; 523335234 FPGA/CPLD

Ultrasound ECG Medical Electronics Related Information Sharing: Study materials and papers, share with everyone. [[i] This post was last edited by smart_shan on 2013-9-2 09:25 [/i]]...; smart_shan Medical Electronics

Is the '*' symbol in Verilog considered a multiplier?: Does a '*' in a Verilog formula mean that a multiplier is used? If there is a '*' sign in the array, does it count as using a multiplier? The following statement: ref_line0_data[0*36+:36];...; 1nnocent FPGA/CPLD

【Qinheng RISC-V core CH582】Evaluation summary: According to the submitted evaluation plan: 1. Unboxing and hardware appreciation 2. Development environment construction and data collection and download 3. Official routine evaluation of the develop...; kit7828 Domestic Chip Exchange

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components