PCA9512A datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> PCA9512A

PCA9512A: DescriptionSPECIALTY INTERFACE CIRCUIT, PDSO8; Categorysemiconductor Analog mixed-signal IC; File Size198KB，24 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

PCA9512A Overview

SPECIALTY INTERFACE CIRCUIT, PDSO8

PCA9512A Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	8
Maximum operating temperature	85 Cel
Minimum operating temperature	-40 Cel
Maximum supply voltage 1	5.5 V
Minimum supply voltage 1	2.7 V
Rated supply voltage 1	3.3 V
Processing package description	3 MM, PLASTIC, SOT505-1, TSSOP-8
Lead-free	Yes
EU RoHS regulations	Yes
China RoHS regulations	Yes
state	ACTIVE
packaging shape	SQUARE
Package Size	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.6500 mm
terminal coating	NICKEL PALLADIUM GOLD
Terminal location	DUAL
Packaging Materials	PLASTIC/EPOXY
Temperature level	INDUSTRIAL
Maximum supply voltage 2	5.5 V
Minimum supply voltage 2	2.7 V
Rated supply voltage 2	3.3 V
Interface Type	INTERFACE CIRCUIT

Preview

Download Datasheet

View All

PCA9512A; PCA9512B

Level shifting hot swappable I

C-bus and SMBus bus buffer

Rev. 5 — 5 January 2011

Product data sheet

1. General description

The PCA9512A/B is a hot swappable I

C-bus and SMBus buffer that allows I/O card

insertion into a live backplane without corruption of the data and clock buses and includes

two dedicated supply voltage pins to provide level shifting between 3.3 V and 5 V systems

while maintaining the best noise margin for each voltage level. Either pin may be powered

with supply voltages ranging from 2.7 V to 5.5 V with no constraints on which supply

voltage is higher. Control circuitry prevents the backplane from being connected to the

card until a stop bit or bus idle occurs on the backplane without bus contention on the

card. When the connection is made, the PCA9512A/B provides bidirectional buffering,

keeping the backplane and card capacitances isolated.

The PCA9512A or PCA9512B can be used if the rise of V

and V

CC2

is simultaneous,

but only the PCA9512B shall be used if the interval between rise of V

and V

CC2

is not

simultaneous.

The PCA9512A/B rise time accelerator circuitry allows the use of weaker DC pull-up

currents while still meeting rise time requirements. The PCA9512A/B incorporates a digital

input pin that enables and disables the rise time accelerators on all four SDAn and SCLn

pins.

During insertion, the PCA9512A/B SDAn and SCLn pins are precharged to 1 V to

minimize the current required to charge the parasitic capacitance of the chip.

The incremental offset design of the PCA9510A/11A/12A/12B/13A/14A I/O drivers allow

them to be connected to another PCA9510A/11A/12A/12B/13A/14A device in series or in

parallel and to the I

C compliant side of static offset bus buffers, but not to the static offset

side of those bus buffers.

2. Features and benefits

Bidirectional buffer for SDA and SCL lines increases fan-out and prevents SDA and

SCL corruption during live board insertion and removal from multipoint backplane

systems

Compatible with I

C-bus Standard mode, I

C-bus Fast mode, and SMBus standards

Built-in

ΔV/Δt

rise time accelerators on all SDA and SCL lines (0.6 V threshold) with

ability to disable

ΔV/Δt

rise time accelerator through the ACC pin for lightly loaded

systems, requires the bus pull-up voltage and respective supply voltage (V

or V

CC2

)

to be the same

5 V to 3.3 V level translation with optimum noise margin

High-impedance SDAn and SCLn pins for V

or V

CC2

= 0 V

1 V precharge on all SDAn and SCLn pins

Supports clock stretching and multiple master arbitration and synchronization

NXP Semiconductors

PCA9512A; PCA9512B

Level shifting hot swappable I

C-bus and SMBus bus buffer

bus idle’ detect circuit is enabled. When all the SDAn and SCLn pins have been HIGH for

the bus idle time or when all pins are HIGH and a STOP condition is seen on the SDAIN

and SCLIN pins, the connect circuitry is activated, connecting SDAIN to SDAOUT and

SCLIN to SCLOUT. The 1 V precharge circuitry is disabled when the connection is made,

unless the ACC pin is LOW; the rise time accelerators are enabled at this time also.

8.2 Connect circuitry

Once the connection circuitry is activated, the behavior of SDAIN and SDAOUT as well as

SCLIN and SCLOUT become identical, with each acting as a bidirectional buffer that

isolates the input bus capacitance from the output bus capacitance while communicating.

If V

≠

CC2

, then a level shifting function is performed between input and output. A LOW

forced on either SDAIN or SDAOUT will cause the other pin to be driven to a LOW by the

PCA9512A/B. The same is also true for the SCLn pins. Noise between 0.7V

and V

on the SDAIN and SCLIN pins, and 0.7V

CC2

and V

CC2

on the SDAOUT and SCLOUT pins

is generally ignored because a falling edge is only recognized when it falls below 0.7V

for SDAIN and SCLIN (or 0.7V

CC2

for SDAOUT and SCLOUT pins) with a slew rate of at

least 1.25 V/μs. When a falling edge is seen on one pin, the other pin in the pair turns on a

pull-down driver that is referenced to a small voltage above the falling pin. The driver will

pull the pin down at a slew rate determined by the driver and the load. The first falling pin

may have a fast or slow slew rate; if it is faster than the pull-down slew rate, then the initial

pull-down rate will continue until it is LOW. If the first falling pin has a slow slew rate, then

the second pin will be pulled down at its initial slew rate only until it is just above the first

pin voltage then they will both continue down at the slew rate of the first.

Once both sides are LOW they will remain LOW until all the external drivers have stopped

driving LOWs. If both sides are being driven LOW to the same (or nearly the same) value

by external drivers, which is the case for clock stretching and is typically the case for

acknowledge, and one side external driver stops driving, that pin will rise and rise above

the nominal offset voltage until the internal driver catches up and pulls it back down to the

offset voltage. This bounce is worst for low capacitances and low resistances, and may

become excessive. When the last external driver stops driving a LOW, that pin will bounce

up and settle out just above the other pin as both rise together with a slew rate determined

by the internal slew rate control and the RC time constant. As long as the slew rate is at

least 1.25 V/μs, when the pin voltage exceeds 0.6 V, the rise time accelerator circuits are

turned on and the pull-down driver is turned off. If the ACC pin is LOW, the rise time

accelerator circuits will be disabled, but the pull-down driver will still turn off.

8.3 Maximum number of devices in series

Each buffer adds about 0.1 V dynamic level offset at 25

°C

with the offset larger at higher

temperatures. Maximum offset (V

offset

) is 0.150 V with a 10 kΩ pull-up resistor. The LOW

level at the signal origination end (master) is dependent upon the load and the only

specification point is the I

C-bus specification of 3 mA will produce V

< 0.4 V, although if

lightly loaded the V

may be ~0.1 V. Assuming V

= 0.1 V and V

offset

= 0.1 V, the level

after four buffers would be 0.5 V, which is only about 0.1 V below the threshold of the

rising edge accelerator (about 0.6 V). With great care a system with four buffers may

work, but as the V

moves up from 0.1 V, noise or bounces on the line will result in firing

the rising edge accelerator thus introducing false clock edges. Generally it is

recommended to limit the number of buffers in series to two, and to keep the load light to

minimize the offset.

PCA9512A_PCA9512B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5 — 5 January 2011

5 of 24

PCA9512A Related Products

	PCA9512A	PCA9512ADP	PCA9512BD	PCA9512AD	PCA9512A_11	PCA9512BDP
Description	SPECIALTY INTERFACE CIRCUIT, PDSO8	SPECIALTY INTERFACE CIRCUIT, PDSO8	SPECIALTY INTERFACE CIRCUIT, PDSO8	SPECIALTY INTERFACE CIRCUIT, PDSO8	SPECIALTY INTERFACE CIRCUIT, PDSO8	SPECIALTY INTERFACE CIRCUIT, PDSO8
Number of functions	1	1	1	1	1	1
Number of terminals	8	8	8	8	8	8
Maximum operating temperature	85 Cel	85 °C	85 Cel	85 °C	85 Cel	85 °C
Minimum operating temperature	-40 Cel	-40 °C	-40 Cel	-40 °C	-40 Cel	-40 °C
surface mount	Yes	YES	Yes	YES	Yes	YES
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL

Recommended Resources

Precision current detection amplifier design based on lithium battery detection

Simple level conversion circuit diagram

Touch power supply circuit diagram 1 composed of L200

STK080 power amplifier circuit

Use headphones to judge transistors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components