NM27C040 4,194,304-Bit (512K x 8) High Performance CMOS EPROM
Connection Diagrams
27C080
27C020
27C010
NM27C040
XX/V
PP
A16
A15
A12
A7
A6
A5
A4
A3
A2
A1
A0
O0
O1
O2
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
27C010
27C020
27C080
A
19
A16
A15
A12
A7
A6
A5
A4
A3
A2
A1
A0
O0
O1
O2
GND
Note:
XX/V
PP
A16
A15
A12
A7
A6
A5
A4
A3
A2
A1
A0
O0
O1
O2
GND
XX/V
PP
A16
A15
A12
A7
A6
A5
A4
A3
A2
A1
A0
O0
O1
O2
GND
V
CC
A18
A17
A14
A13
A8
A9
A11
OE
A10
CE/PGM
O7
O6
O5
O4
O3
V
CC
V
CC
V
CC
XX/PGM XX/PGM
A18
NC
A17
A17
A14
A14
A14
A13
A13
A13
A8
A8
A8
A9
A9
A9
A11
A11
A11
OE
OE
OE/VPP
A10
A10
A10
CE
CE
CE/PGM
O7
O7
O7
O6
O6
O6
O5
O5
O5
O4
O4
O4
O3
O3
O3
DS010836-2
Compatible EPROM pin configurations are shown in the blocks adjacent to the NM27C040 pin.
Commercial Temperature Range
(0
°
C to +70
°
C) V
CC
= 5V
±
10%
Parameter/Order Number
NM27C040 Q, N, V 120
NM27C040 Q, N, V 150
Extended Temperature Range
(-40
°
C to +85
°
C) V
CC
= 5V
±
10%
Parameter/Order Number
NM27C040 QE, NE, VE 150
Package Types: NM27C040 Q, N,V XXX
Q = Quartz-Windowed Ceramic DIP
N = Plastic DIP
Access Time (ns)
120
150
Access Time (ns)
150
Pin Names
A0–A18
CE/PGM
OE
O0–O7
XX
Addresses
Chip Enable/Program
Output Enable
Outputs
Don’t Care (During Read)
V = PLCC
• All packages conform to the JEDEC standard.
• All versions are guaranteed to function for slower speeds.
2
NM27C040 Rev. C.1
www.fairchildsemi.com
NM27C040 4,194,304-Bit (512K x 8) High Performance CMOS EPROM
Absolute Maximum Ratings
(Note 1)
Storage Temperature
All Input Voltages except A9 with
Respect to Ground
V
PP
and A9 with Respect to Ground
V
CC
Supply Voltage with
Respect to Ground
ESD Protection
-65°C to +150°C
All Output Voltages with
Respect to Ground
V
CC
+1.0V to GND - 0.6V
Operating Range
-0.6V to +7V
-0.6V to +14V
-0.6V to +7V
>2000V
Range
Commercial
Industrial
Temperature
0°C to +70°C
-40°C to +85°C
V
CC
+5V
+5V
Tolerance
±10%
±10%
Read Operation
DC Electrical Characteristics
Over operating range with V
PP
= V
CC
Symbol
V
IL
V
IH
V
OL
V
OH
I
SB1
I
SB2
I
CC
I
PP
V
PP
I
LI
I
LO
Parameter
Input Low Level
Input High Level
Output Low Voltage
Output High Voltage
V
CC
Standby Current (CMOS)
V
CC
Standby Current
V
CC
Active Current
V
PP
Supply Current
V
PP
Read Voltage
Input Load Current
Output Leakage Current
Test Conditions
Min
-0.5
2.0
Max
0.8
V
CC
+1
0.4
Units
V
V
V
V
I
OL
= 2.1 mA
I
OH
= -2.5 mA
CE = V
CC
±
0.3V
CE = V
IH
CE = OE = V
IL
,
I/O = 0 mA
V
PP
= V
CC
V
CC
- 0.4
V
IN
= 5.5V or GND
V
OUT
= 5.5V or GND
-1
-10
f=5 MHz
3.5
100
1
30
10
V
CC
1
10
µA
mA
mA
µA
V
µA
µA
AC Electrical Characteristics
Over operating range with V
PP
= V
CC
Symbol
t
ACC
t
CE
t
OE
t
DF
(Note 2)
t
OH
(Note 2)
Parameter
Min
Address to Output Delay
CE to Output Delay
OE to Output Delay
Output Disable to
Output Float
Output Hold from Addresses CE or OE ,
Whichever Occurred First
0
120
Max
120
120
50
45
0
150
Min
Max
150
150
50
55
Units
ns
Capacitance
T
A
= +25°C, f = 1 MHz (Note 2)
Symbol
C
IN
C
OUT
Parameter
Input Capacitance
Output Capacitance
Conditions
V
IN
= 0V
V
OUT
= 0V
Typ
9
12
Max
15
15
Units
pF
pF
3
NM27C040 Rev. C.1
www.fairchildsemi.com
NM27C040 4,194,304-Bit (512K x 8) High Performance CMOS EPROM
AC Test Conditions
Output Load
1 TTL Gate and C
L
= 100 pF (Note 8)
≤5
ns
0.45V to 2.4V
Input Rise and Fall Times
Input Pulse Levels
Timing Measurement Reference Level (Note 10)
Inputs
0.8V and 2V
Outputs`
0.8V and 2V
AC Waveforms
(Notes 6, 7, 9)
ADDRESSES
2V
0.8V
Addresses Valid
CE
2V
0.8V
t CE
t CF
(Note 4, 5)
OE
2V
0.8V
t OE
(Note 3)
t DF
(Note 4, 5)
Valid Output
Hi-Z
t OH
DS010836-4
OUTPUT
2V
0.8V
Hi-Z
t ACC
(Note 3)
Note 1:
Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of
the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect device reliability.
Note 2:
This parameter is only sampled and is not 100% tested.
Note 3:
OE may be delayed up to t
ACC
- t
OE
after the falling edge of CE without impacting t
ACC
.
Note 4:
The t
DF
and t
CF
compare level is determined as follows:
High to TRI-STATE
®
, the measured V
OH1
(DC) - 0.10V;
Low to TRI-STATE, the measured V
OL1
(DC) + 0.10V.
Note 5:
TRI-STATE may be attained using OE or CE .
Note 6:
The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1
µF
ceramic capacitor be used on every device
between V
CC
and GND.
Note 7:
The outputs must be restricted to V
CC
+ 1.0V to avoid latch-up and device damage.
Note 8:
1 TTL Gate: I
OL
= 1.6 mA, I
OH
= -400
µA.
C
L
: 100 pF includes fixture capacitance.
Note 9:
V
PP
may be connected to V
CC
except during programming.
Note 10:
Inputs and outputs can undershoot to -2.0V for 20 ns Max.
4
NM27C040 Rev. C.1
www.fairchildsemi.com
NM27C040 4,194,304-Bit (512K x 8) High Performance CMOS EPROM
Programming Waveform
(Note 13)
Program
ADDRESSES
2V
0.8V
Program
Verify
Address N
t
AS
DATA
2V
0.8V
Data In Stable
ADD N
t
AH
Hi-Z
Data Out Valid
ADD N
t
DS
6.25V
t
DH
t
DF
V
PP
12.75V
t
VCS
V
CC
t
VPS
2V
0.8V
CE/PGM
t
PW
OE
2V
0.8V
t
OES
t
OE
DS010836-5
Programming Characteristics
(Notes 11, 12, 13, 14)
Symbol
t
AS
t
OES
t
DS
t
VPS
t
VCS
t
AH
t
DH
t
DF
t
PW
t
OE
I
PP
I
CC
T
A
V
CC
V
PP
t
FR
V
IL
V
IH
t
IN
t
OUT
Parameter
Address Setup Time
OE Setup Time
Data Setup Time
V
PP
Setup Time
V
CC
Setup Time
Address Hold Time
Data Hold Time
Output Enable to Output Float Delay
Program Pulse Width
Data Valid from OE
V
PP
Supply Current during
Programming Pulse
V
CC
Supply Current
Temperature Ambient
Power Supply Voltage
Programming Supply Voltage
Input Rise, Fall Time
Input Low Voltage
Input High Voltage
Input Timing Reference Voltage
Output Timing Reference Voltage
Conditions
Min
1
1
1
1
1
0
1
Typ
Max
Units
µs
µs
µs
µs
µs
µs
µs
CE/PGM = X
0
45
50
60
105
100
30
30
ns
µs
ns
mA
mA
°C
V
V
ns
CE/PGM = X
CE/PGM = V
IL
20
6.25
12.5
5
-0.1
2.4
0.8
0.8
25
6.5
12.75
30
6.75
13.0
0.0
4.0
0.45
V
V
2.0
2.0
V
V
Note 11:
Fairchild’s standard product warranty applies only to devices programmed to specifications described herein.
Note 12:
V
CC
must be applied simultaneously or before V
PP
and removed simultaneously or after V
PP
. The EPROM must not be inserted into or removed from a board with
voltage applied to V
PP
or V
CC
.
Note 13:
The maximum absolute allowable voltage which may be applied to the V
PP
pin during programming is 14V. Care must be taken when switching the V
PP
supply to
prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1
µF
capacitor is required across V
PP
, V
CC
to GND to suppress spurious voltage transients
which may damage the device.
Note 14:
During power up the CE/PGM pin must be brought high (≥V
IH
) either coincident with or before power is applied to V
京公网安备 11010802033920号
EEWORLD
