530AB1351M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AB1351M00DGR

530AB1351M00DGR: DescriptionLVPECL Output Clock Oscillator, 1351MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB1351M00DGR Overview

LVPECL Output Clock Oscillator, 1351MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB1351M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1351 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

TBA810S power amplifier circuit diagram

AC load impedance after adding R3

Stabilized power supply circuit with automatic switching and uninterrupted voltage 01

555 dream lantern control circuit diagram

Linear Pitot Tube Airflow Speed Indicator Circuit

875p computer motherboard circuit diagram_001

Mobile phone development, how to open the built-in GPS device in the mobile phone. Let it work and send data to the COM port. GetCommState error, return 21 device not ready.: //Open the serial port m_hComm = CreateFile(....... This step can be passed. Get the current attribute parameters of the serial port, modify and then reset the serial port. GetCommState(m_hComm,&commP...; mingjin27 Embedded System

FAQ_How to calculate the response time from shutdown state to READY state: Author: Helon CHEN, ST engineer Click to download the pdf document:Q: How to calculate the response time from shutdown state to ready state A: To calculate the transition time from SHUTDOWN to READY, ...; nmg ST - Low Power RF

EEWORLD University - How to design with 48V POL half-bridge GAN controller: How to design with 48V POL half-bridge GAN controller : https://training.eeworld.com.cn/course/3958...; hi5 Power technology

Could you please find out where the problem lies? (The program is a bit long, mainly because there is a problem with the interrupt): #include#include "Cry1602.h" #define uchar unsigned char uchar shuzi[] = {"0123456789"}; uchar zimu1[] = {"abcdefghigklmnopqrstuvwxyz"}; uchar zimu2[] = {"ABCDEFGHIGKLMNOPQRSTUVWXYZ"}; uchar *fuhao = ...; fll199358 Microcontroller MCU

Selection of varistors for electronic components: [font=楷体_GB2312][size=5]Varistor, abbreviated as VSR, is a voltage-sensitive nonlinear overvoltage protection semiconductor component. It is represented by the text symbol "RV" or "R" in the circuit, ...; lixiaohai8211 Analog electronics

TMS320C66x study notes TI official BMP reading program: TI can be said to be a very honest chip company. A large amount of code and documents have brought great convenience to everyone's in-depth learning, but it is also because of the large amount of info...; Aguilera DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components