LP3995ITL-1.8 datasheet, PDF - EEWORLD Datasheet

LP3995ITL-1.8: Description1.8V FIXED POSITIVE REGULATOR, PBGA5, MICRO, SMD-5; CategoryPower/power management The power supply circuit; File Size2MB，26 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

LP3995ITL-1.8 Overview

1.8V FIXED POSITIVE REGULATOR, PBGA5, MICRO, SMD-5

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	BGA
package instruction	VFBGA,
Contacts	5
Reach Compliance Code	not_compliant
ECCN code	EAR99
Factory Lead Time	1 week
Samacsys Description	CMOS Voltage Regulator
Maximum input voltage	6 V
Minimum input voltage	2.5 V
JESD-30 code	R-PBGA-B5
length	1.438 mm
Humidity sensitivity level	1
Number of functions	1
Number of terminals	5
Working temperatureTJ-Max	125 °C
Working temperature TJ-Min	-40 °C
Maximum output current 1	0.15 A
Maximum output voltage 1	1.875 V
Minimum output voltage 1	1.725 V
Nominal output voltage 1	1.8 V
Package body material	PLASTIC/EPOXY
encapsulated code	VFBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT STANDARD REGULATOR
Maximum seat height	0.675 mm
surface mount	YES
technology	CMOS
Terminal form	BALL
Terminal pitch	0.5 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	1.006 mm

Small talk: How old were you when you first came into contact with electronics?...; 北夷蛮荒 Talking

Freescale Coldfire Chinese Programming Reference Manual: This is the programming reference manual for Freescale's famous COLDFIRE series processors. There is not much information about coldfire in Chinese, so I share it here in the hope that it will be usef...; bluehacker NXP MCU

A complete and detailed version of VHDL type conversion, with table comparisons and example explanations would be best ~ Thank you!: The information found on the Internet is not complete, and some of it is incorrect. Recently I found that digital signal processing is not easy in VHDL, especially in type conversion. There is no way ...; xpuecnig FPGA/CPLD

Fortune 500 headhunting companies are urgently recruiting for the following positions!: RF Engineer (Workplace: Longgang, Shenzhen) Requirements: (3 people with bachelor degree or above) 1. Proficient in RF circuit design and analysis, proficient in practical experience in antenna design...; sean.wang Recruitment

Modelsim simulation problem: module ff( clk, rst, in, out ); input clk; input rst; input in; output out;reg out; reg in_pre;always @(posedge clk) begin if (rst) begin in_pre = 1'b0; out= 1'b0; end else begin in_pre = in; out = in...; eeleader FPGA/CPLD

What command is used to read the value of CMPR1?: What command of 2407 is used to read the value of CMPR1 and then assign it to a variable?...; dzghl163 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components