without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
PRELIMINARY
09/18/03
INFORMATION,
Rev. 00A
1
IS42S81600AL, IS42S16800AL, IS42S32400AL
IS42LS81600AL, IS42LS16800AL, IS42LS32400AL
DEVICE OVERVIEW
The 128Mb Low - Power SDRAM is a high speed CMOS,
dynamic random-access memory designed to operate in
2.5V V
DD
and 1.8V V
DDQ
or 3.3VV
DD
and 3.3V V
DDQ
memory
systems containing 134,217 ,728 bits. Internally configured
as a quad-bank DRAM with a synchronous interface. (Each
33,554,432-bit bank is organized as 4,096 rows by 512
columns by 16 bits.)
The 128Mb Low - Power SDRAM includes an AUTO RE-
FRESH MODE, and a power-saving, power-down mode.
All signals are registered on the positive edge of the clock
signal, CLK. All inputs and outputs are LVTTL compatible.
Only partials of the memory array can be selected for Self-
Refresh and the refresh period during Self-Refresh is
programmable in 4 steps which drastically reduces the self
refresh current, depending on the case temperature of the
components in the system application.
The 128Mb Low - Power SDRAM has the ability to synchro-
nously burst data at a high data rate with automatic column-
address generation, the ability to interleave between inter-
ISSI
®
nal banks to hide precharge time and the capability to
randomly change column addresses on each clock cycle
during burst access.
A self-timed row precharge initiated at the end of the burst
sequence is available with the AUTO PRECHARGE func-
tion enabled. Precharge one bank while accessing one of the
other three banks will hide the precharge cycles and provide
seamless, high-speed, random-access operation.
SDRAM read and write accesses are burst oriented starting at
a selected location and continuing for a programmed num-
ber of locations in a programmed sequence. The registra-
tion of an ACTIVE command begins accesses, followed by
a READ or WRITE command. The ACTIVE command in
conjunction with address bits registered are used to select
the bank and row to be accessed (BA0, BA1 select the
bank; A0-A11 select the row). The READ or WRITE
commands in conjunction with address bits registered are
used to select the starting column location for the burst
access.
Programmable READ or WRITE burst lengths consist of 1,
2, 4 and 8 locations or full page, with a burst terminate
option.
FUNCTIONAL BLOCK DIAGRAM (ONLY FOR 2MX16X4 BANKS)
CLK
CKE
CS
RAS
CAS
WE
DQML
DQMH
COMMAND
DECODER
&
CLOCK
GENERATOR
DATA IN
BUFFER
16
16
2
MODE
REGISTER
12
REFRESH
CONTROLLER
I/O 0-15
SELF
REFRESH
CONTROLLER
A10
A11
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
BA0
BA1
12
DATA OUT
BUFFER
16
16
V
DD
/V
DDQ
V
ss
/V
ss
Q
REFRESH
COUNTER
4096
4096
4096
4096
ROW DECODER
MULTIPLEXER
MEMORY CELL
ARRAY
12
ROW
ADDRESS
LATCH
12
ROW
ADDRESS
BUFFER
BANK 0
SENSE AMP I/O GATE
COLUMN
ADDRESS LATCH
9
512
(x 16)
BANK CONTROL LOGIC
BURST COUNTER
COLUMN DECODER
COLUMN
ADDRESS BUFFER
9
2
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
PRELIMINARY
INFORMATION
Rev. 00A
09/18/03
IS42S81600AL, IS42S16800AL, IS42S32400AL
IS42LS81600AL, IS42LS16800AL, IS42LS32400AL
PIN CONFIGURATIONS
54-Pin TSOP - Type II for x8
ISSI
®
V
DD
I/O0
V
DD
Q
NC
I/O1
V
SS
Q
NC
I/O2
V
DD
Q
NC
I/O3
V
SS
Q
NC
V
DD
NC
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
I/O7
V
SS
Q
NC
I/O6
V
DD
Q
NC
I/O5
V
SS
Q
NC
I/O4
V
DD
Q
NC
V
SS
NC
DQM
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN DESCRIPTIONS
A0-A11
A0-A9
BA0, BA1
I/O0 to I/O15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQM
V
DD
Vss
V
DDQ
Vss
Q
NC
Write Enable
x 8 Lower Byte, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
PRELIMINARY
09/18/03
INFORMATION
Rev. 00A
3
IS42S81600AL, IS42S16800AL, IS42S32400AL
IS42LS81600AL, IS42LS16800AL, IS42LS32400AL
PIN CONFIGURATIONS
54-Ball FBGA for x16
ISSI
8
9
®
1
2
3
4
5
6
7
A
Vss
B
I/O14
C
I/O12
D
I/O10
E
I/O8
F
DQMH
G
NC/A12
H
A8
J
Vss
A5
A4
A3
A2
VDD
A7
A6
A0
A1
A10
A11
A9
BA0
BA1
CLK
CKE
NC
Vss
VDD
CAS
DQML
RAS
I/O7
WE
CS
I/O9
VDDQ
VssQ
I/O6
I/O5
I/O11
VssQ
VDDQ
I/O4
I/O3
I/O13
VDDQ
VssQ
I/O2
I/O1
I/O15
VssQ
VDDQ
I/O0
VDD
PIN DESCRIPTIONS
A0-A11
A0-A8
BA0, BA1
I/O0 to I/O15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQML
DQMH
V
DD
Vss
V
DDQ
Vss
Q
NC
Write Enable
x16 Lower Byte, Input/Output Mask
x16 Upper Byte, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
4
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
PRELIMINARY
INFORMATION
Rev. 00A
09/18/03
IS42S81600AL, IS42S16800AL, IS42S32400AL
IS42LS81600AL, IS42LS16800AL, IS42LS32400AL
PIN CONFIGURATIONS
54-Pin TSOP - Type II for x16
ISSI
®
V
DD
I/O0
V
DD
Q
I/O1
I/O2
V
SS
Q
I/O3
I/O4
V
DD
Q
I/O5
I/O6
V
SS
Q
I/O7
V
DD
DQML
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
I/O15
V
SS
Q
I/O14
I/O13
V
DD
Q
I/O12
I/O11
V
SS
Q
I/O10
I/O9
V
DD
Q
I/O8
V
SS
NC
DQMH
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN DESCRIPTIONS
A0-A11
A0-A8
BA0, BA1
I/O0 to I/O15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQML
DQMH
V
DD
Vss
V
DDQ
Vss
Q
NC
Write Enable
x16 Lower Byte, Input/Output Mask
x16 Upper Byte, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
Integrated Silicon Solution, Inc. — www.issi.com —
[color=#333333][backcolor=rgb(190, 225, 245)][font=Arial, Helvetica, sans-serif]1. Mark Zuckerberg became a billionaire at the age of 23, and Facebook had 500 million users at the age of 25; 2. Bill G...
On the CD in the emulator box, there is the CubeSuitePlus_Package_V20100.exe file. However, before installing, you need to make sure whether the following files are installed on your computerMicrosoft...
Sincerely seeking: Hardware engineers who are familiar with RF PCB and microstrip antenna layout, simulation and debugging Monthly salary: 10K-15K, Work location: Luohu, Shenzhen Contact number: 13823...
The resolution of the customized operating system in PB is set to 320x240. It compiles successfully and displays normally on the computer. However, after opening a new window, part of the window is ou...
High efficiency and low standby power consumption are two major challenges in today's switching power supply design. Resonant topology or LLC topology is becoming increasingly popular because it ca...[Details]
Analog engineers have traditionally struggled with complexity when designing power supplies that required multiple outputs, dynamic load sharing, hot-swap, or extensive fault-handling capabilities....[Details]
In public places such as schools, government agencies, factories and mines, as well as public corridors in residential areas, the phenomenon of long-burning lights is very common, which causes a h...[Details]
The reason for the light decay of white LEDs: the decline of phosphor performance
So far, the rapid decline of the luminous performance of white light LEDs, especially low-power white light LE...[Details]
From the PIC16F946 datasheet, we know that there are two ways to write values to the LCD for display:
1. Directly write the value to LCDDATA1~LCDDATA23
2. Use disconnect t...[Details]
With the development and widespread application of computer technology, especially in the field of industrial control, computer communication is particularly important. Although serial communication g...[Details]
Continuity test
A variety of devices need to be checked for continuity, including cable assemblies, printed circuit boards, and connectors to ensure that these components have the expected contin...[Details]
Problems such as the depletion of natural resources, air pollution, traffic congestion, and rising fossil fuel prices have forced societies and individuals to seek alternative means of transportati...[Details]
Motors, especially those with brushes, generate a lot of noise. This noise must be dealt with if the appliance is to meet the requirements of EMC standards. The means to solve EMC are nothing more ...[Details]
LED guardrail lights use fluorescent tubes or LEDs as light sources and continuous guardrails as carriers to form an approximately linear guardrail light strip. This article mainly introduces...[Details]
Since the late 1990s, with the demand for higher system efficiency and lower power consumption, the technological update of telecommunications and data communication equipment has promoted the deve...[Details]
With the rapid development of wireless
digital communication
, more challenges have been raised for integrated circuit design and testing. In the product design stage, in order to ensure
t...[Details]
Analysis of the three core aspects of digital TV transmission standards
According to the differences in regionality, transmission method and modulation method, the transmission method needs to...[Details]
The launch of Shenzhou IX is imminent, and Tiangong is welcoming visitors again. Yesterday, Professor Fu Qiang, Vice President of the Institute of Science and Industrial Technology of Harbin Instit...[Details]
LED is the abbreviation of the English word. Its main meanings are: LED = Light Emitting Diode, a solid-state semiconductor device that can convert electrical energy into visible light. It can dire...[Details]