EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9666301QEC

Description
QUAD LINE DRIVER, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size31KB,2 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Related ProductsFound16parts with similar functions to 5962F9666301QEC
Download Datasheet Parametric Compare View All

5962F9666301QEC Overview

QUAD LINE DRIVER, CDIP16, SIDE BRAZED, CERAMIC, DIP-16

5962F9666301QEC Parametric

Parameter NameAttribute value
MakerRenesas Electronics Corporation
Parts packaging codeDIP
package instructionDIP, DIP16,.3
Contacts16
Reach Compliance Codecompliant
ECCN codeEAR99
Differential outputYES
Number of drives4
High level input current maximum value0.000001 A
Input propertiesSTANDARD
Interface integrated circuit typeLINE DRIVER
Interface standardsEIA-422
JESD-30 codeR-CDIP-T16
JESD-609 codee4
Number of functions4
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Minimum output swing2 V
Output characteristics3-STATE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
Certification statusNot Qualified
Maximum receive delay
Filter levelMIL-PRF-38535 Class Q
Maximum seat height5.08 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose300k Rad(Si) V
maximum transmission delay42 ns
width7.62 mm
HS-26C31RH
Data Sheet
August 1999
File Number
3401.3
Radiation Hardened Quad Differential Line
Driver
The Intersil HS-26C31RH is a quad differential line driver
designed for digital data transmission over balanced lines
and meets the requirements of EIA standard RS-422.
Radiation hardened CMOS processing assures low power
consumption, high speed, and reliable operation in the most
severe radiation environments.
The HS-26C31RH accepts CMOS signal levels and converts
them to RS-422 compatible outputs. This circuit uses special
outputs that enable the drivers to power down without loading
down the bus. Enable and disable pins allow several devices to
be connected to the same data source and addressed
independently.
Specifications for Rad Hard QML devices are controlled
by the Defense Supply Center in Columbus (DSCC). The
SMD numbers listed here must be used when ordering.
Detailed Electrical Specifications for these devices are
contained in SMD 5962-96663. A “hot-link” is provided
on our homepage for downloading.
http://www.intersil.com/spacedefense/space.htm
Features
• Electrically Screened to SMD # 5962-96663
• QML Qualified per MIL-PRF-38535 Requirements
• 1.2 Micron Radiation Hardened CMOS
- Total Dose Up to . . . . . . . . . . . . . . . . . . . . 300kRAD(Si)
- Dose Rate Upset . . . . . . . > 1x10
9
RAD/s (20ns Pulse)
• Latchup Free
• EIA RS-422 Compatible Outputs (Except for IOS)
• CMOS Inputs
• High Impedance Outputs when Disabled or Powered
Down
• Low Power Dissipation . . . . . . . . . 2.75mW Standby (Max)
• Single 5V Supply
• Low Output Impedance . . . . . . . . . . . . . . . . . 10Ω or Less
• Full -55
o
C to 125
o
C Military Temperature Range
Pinouts
HS1-26C31RH (SBDIP)
CDIP2-T16
TOP VIEW
AIN 1
AO
AO
2
3
16 VDD
15 DIN
14 DO
13 DO
12 ENABLE
11 CO
10 CO
9 CIN
Ordering Information
ORDERING NUMBER
5962F9666301QEC
5962F9666301QXC
5962F9666301V9A
5962F9666301VEC
5962F9666301VXC
INTERNAL
MKT. NUMBER
HS1-26C31RH-8
HS9-26C31RH-8
HS0-26C31RH-Q
HS1-26C31RH-Q
HS9-26C31RH-Q
TEMP. RANGE
(
o
C)
-55 to 125
-55 to 125
25
-55 to 125
-55 to 125
-55 to 125
-55 to 125
ENABLE 4
BO 5
BO 6
BIN 7
GND 8
HS1-26C31RH/PROTO HS1-26C31RH/PROTO
HS9-26C31RH/PROTO HS9-26C31RH/PROTO
Logic Diagram
ENABLE
ENABLE
DIN
CIN
BIN
AIN
AIN
AO
AO
ENABLE
BO
BO
DO DO
CO CO
BO BO
AO AO
BIN
GND
HS9-26C31RH (FLATPACK)
CDFP4-F16
TOP VIEW
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDD
DIN
DO
DO
ENABLE
CO
CO
CIN
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999

5962F9666301QEC Related Products

5962F9666301QEC 5962F9666301QXC
Description QUAD LINE DRIVER, CDIP16, SIDE BRAZED, CERAMIC, DIP-16 QUAD LINE DRIVER, CDFP16, CERAMIC, DFP-16
Maker Renesas Electronics Corporation Renesas Electronics Corporation
Parts packaging code DIP DFP
package instruction DIP, DIP16,.3 DFP, FL16,.3
Contacts 16 16
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
Differential output YES YES
Number of drives 4 4
High level input current maximum value 0.000001 A 0.000001 A
Input properties STANDARD STANDARD
Interface integrated circuit type LINE DRIVER LINE DRIVER
Interface standards EIA-422 EIA-422
JESD-30 code R-CDIP-T16 R-CDFP-F16
JESD-609 code e4 e4
Number of functions 4 4
Number of terminals 16 16
Maximum operating temperature 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C
Minimum output swing 2 V 2 V
Output characteristics 3-STATE 3-STATE
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP DFP
Encapsulate equivalent code DIP16,.3 FL16,.3
Package shape RECTANGULAR RECTANGULAR
Package form IN-LINE FLATPACK
power supply 5 V 5 V
Certification status Not Qualified Not Qualified
Filter level MIL-PRF-38535 Class Q MIL-PRF-38535 Class Q
Maximum seat height 5.08 mm 2.92 mm
Maximum supply voltage 3.6 V 3.6 V
Minimum supply voltage 3 V 3 V
Nominal supply voltage 3.3 V 3.3 V
surface mount NO YES
technology CMOS CMOS
Temperature level MILITARY MILITARY
Terminal surface GOLD Gold (Au)
Terminal form THROUGH-HOLE FLAT
Terminal pitch 2.54 mm 1.27 mm
Terminal location DUAL DUAL
total dose 300k Rad(Si) V 300k Rad(Si) V
maximum transmission delay 42 ns 42 ns
width 7.62 mm 6.73 mm

5962F9666301QEC Similar Products

Part Number Manufacturer Description
AM26C31CN Texas Instruments(德州仪器) Quadruple Differential Line Driver 16-PDIP 0 to 70
AM26C31CNE4 Texas Instruments(德州仪器) Quadruple Differential Line Driver 16-PDIP 0 to 70
5962-9163901MEA Texas Instruments(德州仪器) Quadruple Differential Line Driver 16-CDIP -55 to 125
HS1-26C31RH-Q Renesas(瑞萨电子) QUAD LINE DRIVER, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
5962F9666301QEX Renesas(瑞萨电子) QUAD LINE DRIVER, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
AM26C31INE4 Texas Instruments(德州仪器) Quadruple Differential Line Driver 16-PDIP -40 to 85
AM26C31IN Texas Instruments(德州仪器) Quadruple Differential Line Driver 16-PDIP -40 to 85
HS1-26C31RH-8 Renesas(瑞萨电子) QUAD LINE DRIVER, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
AM26C31MJB Texas Instruments(德州仪器) Quadruple Differential Line Driver 16-CDIP -55 to 125
DS26C31MJ/883 National Semiconductor(TI ) QUAD LINE DRIVER, CDIP16
DS26C31TN/NOPB Texas Instruments(德州仪器) CMOS Quad TRI-STATE Differential Line Drivers 16-PDIP -40 to 85
5962F9666301VEC Renesas(瑞萨电子) QUAD LINE DRIVER, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
HS1-26C31RH-T Renesas(瑞萨电子) QUAD LINE DRIVER, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
DS26C31TN Texas Instruments(德州仪器) CMOS Quad TRI-STATE Differential Line Drivers 16-PDIP -40 to 85
5962R9666301TEC Renesas(瑞萨电子) QUAD LINE DRIVER, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
AM26C31QN Texas Instruments(德州仪器) QUAD LINE DRIVER, PDIP16, PLASTIC, DIP-16
Power Mobilization! Tips on playing the power game
Haha, it's very interesting. It is helpful for beginners. The circuit diagram is very reasonable and intuitive. I recommend it....
fengjumeng Analogue and Mixed Signal
An operational amplifier circuit for weak current conversion voltage, please help analyze the working principle
The picture shows a TI op amp. Socket J5 is a weak current input signal (uA level). Relay K1 controls the switching of the amplifier's gain. R4 is the amplifier output (a voltage, 0~5V). I would like ...
jukw Analog electronics
EP3C25Q240C8N
Low price 199, anyone want it?...
Play_Bt Buy&Sell
The first Times Minxin Cup Electronic Design Competition awards were announced, and all the 240,000 prizes went to the winners
The first "Times People's Core" Cup Electronic Design Competition judges reviewed the entries, combining design report review with on-site defense and physical demonstrations, and ultimately selected ...
天天谈芯 Energy Infrastructure?
Xia Yuwen's Verilog Classic Tutorial
...
number007cool FPGA/CPLD
The first time I was looking for a job, I met a training institution
[i=s]This post was last edited by fjjjnk1234 on 2016-10-9 22:34[/i] [size=3]I graduated in June this year and wanted to go back to my hometown to find a job. Because of something, I was delayed for tw...
fjjjnk1234 Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2660  498  304  1871  2553  54  11  7  38  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号