531DC661M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531DC661M000DGR

531DC661M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 661MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531DC661M000DGR Overview

CMOS/TTL Output Clock Oscillator, 661MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DC661M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	661 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Temperature has a great impact on the natural aging process of UPS batteries

Bridge rectifier circuit diagram and current reversal

LM3914 drives 20 LED light-emitting columns circuit diagram

Series type regulated voltage stabilizing circuit

AOC CM-333 color display power supply circuit diagram

Calibrating current transformer circuit using portable lamp transformer

Relay control circuit.pdf: Relay control circuit.pdf...; zxopenljx FPGA/CPLD

MT8888 can correctly send DTMF signals to TEA1062, and TEA1062 also successfully drives DTMF to the telephone line, but the dialing is unsuccessful and there is no prompt tone.: I built a board according to the classic telephone circuit, the schematic diagram is shown below. MT8888 is a DTMF transceiver, and TEA1062 is a telephone voice chip with a dialing interface. The TONE...; sunyitui Embedded System

How to achieve the solenoid valve control circuit 24V down to 8V after 1 second delay: Hello everyone, I have a FESTO solenoid valve that is broken. I disassembled it and looked at the control circuit. I don't know why. As shown in the picture, I vaguely see some components on it, marke...; lajiji Integrated technical exchanges

Electronics major graduation project exchange group 186858238: Electronics major graduation project exchange group 186858238...; huangxin_110202 MCU

Unreliable fantasies about cloud computing: “Even if it’s just a casual thought, the beautiful picture of the cloud era described here is still somewhat desirable.”I saw an interesting article about cloud computing and would like to share it wi...; 思潇 RF/Wirelessly

A complete analysis and explanation of high-frequency circuit courseware!: [:)][:)] URL address : http://www.cndzz.com/down/down_go.asp?id=13154no=1 Please use the downloader to directly reference the URL to download! ! !...; fighting Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components