EEWORLDEEWORLDEEWORLD

Part Number

Search

844251BG-14LFT

Description
Clock Generator, 750MHz, PDSO8, 4.40 X 3 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-8
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size740KB,16 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric View All

844251BG-14LFT Online Shopping

Suppliers Part Number Price MOQ In stock  
844251BG-14LFT - - View Buy Now

844251BG-14LFT Overview

Clock Generator, 750MHz, PDSO8, 4.40 X 3 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-8

844251BG-14LFT Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeTSSOP
package instruction4.40 X 3 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-8
Contacts8
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresCAN ALSO OPERATES AT 2.5V SUPPLY
JESD-30 codeR-PDSO-G8
JESD-609 codee3
length4.4 mm
Humidity sensitivity level1
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output clock frequency750 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
power supply2.5/3.3 V
Master clock/crystal nominal frequency30 MHz
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum slew rate100 mA
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER

844251BG-14LFT Preview

FEMTOCLOCK™ CRYSTAL-TO-LVDS
CLOCK GENERATOR
ICS844251-14
Features
One differential LVDS output pair
Crystal oscillator interface designed for 18pF, parallel resonant
crystal (23.2MHz – 30MHz)
Output frequency ranges: 145MHz – 187.5MHz and
580MHz – 750MHz
VCO range: 580MHz – 750MHz
RMS phase jitter at 156.25MHz, using a 25MHz crystal
(1.875MHz – 20MHz): 0.53ps (typical)
Full 3.3V or 2.5V output supply modes
0°C to 70°C ambient operating temperature
Available in lead-free (RoHS 6) package
General Description
The ICS844251-14 is an Ethernet Clock Generator
and a member of the HiPerClocks
TM
family of high
HiPerClockS™
performance devices from IDT. The ICS844251-14
uses an 18pF parallel resonant crystal over the
range of 23.2MHz – 30MHz. For Ethernet
applications, a 25MHz crystal is used. The device has excellent
<1ps phase jitter performance, over the 1.875MHz – 20MHz
integration range. The ICS844251-14 is packaged in a small 8-pin
TSSOP, making it ideal for use in systems with limited board
space.
ICS
Common Configuration Table
Inputs
Crystal Frequency (MHz)
25
26.67
25 (default)
FREQ_SEL
1
1
0
M
25
25
25
N
1
1
4
Multiplication Value M/N
25
25
6.25
Output Frequency Range
(MHz)
625
666.67
156.25
Block Diagram
FREQ_SEL
Pulldown
Pin Assignment
V
DDA
GND
XTAL_OUT
XTAL_IN
1
2
3
4
8
7
6
5
V
DD
Q
nQ
FREQ_SEL
XTAL_IN
OSC
XTAL_OUT
Phase
Detector
VCO
580MHz - 750MHz
FREQ_SEL
0
(default)
1
N
÷4
÷1
Q
nQ
M = ÷25
(fixed)
ICS844251-14
8 Lead TSSOP
4.40mm x 3.0mm x 0.925mm
package body
G Package
Top View
IDT™ / ICS™
LVDS CLOCK GENERATOR
1
ICS844251BG-14 REV. A MAY 1, 2009
ICS844251-14
FEMTOCLOCK™CRYSTAL-TO-LVDS CLOCK GENERATOR
Table 1. Pin Descriptions
Number
1
2
3,
4
5
6, 7
8
Name
V
DDA
GND
XTAL_OUT
XTAL_IN
FREQ_SEL
nQ, Q
V
DD
Output
Power
Input
Input
Output
Power
Pulldown
Type
Description
Analog supply pin.
Power supply ground.
Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
Frequency select pin. LVCMOS/LVTTL interface levels.
Differential output pair. LVDS interface levels.
Core supply pin.
NOTE:
Pullup
refers to internal input resistors. See Table 2,
Pin Characteristics,
for typical values.
Table 2. Pin Characteristics
Symbol
C
IN
R
PULLdown
Parameter
Input Capacitance
Input Pulldown Resistor
Test Conditions
Minimum
Typical
4
51
Maximum
Units
pF
k
IDT™ / ICS™
LVDS CLOCK GENERATOR
2
ICS844251BG-14 REV. A MAY 1, 2009
ICS844251-14
FEMTOCLOCK™CRYSTAL-TO-LVDS CLOCK GENERATOR
Absolute Maximum Ratings
NOTE: Stresses beyond those listed under
Absolute Maximum Ratings
may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond
those listed in the
DC Characteristics or AC Characteristics
is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect product reliability.
Item
Supply Voltage, V
DD
Inputs, V
I
Outputs, I
O
Continuos Current
Surge Current
Package Thermal Impedance,
θ
JA
Storage Temperature, T
STG
Rating
4.6V
-0.5V to V
DD
+ 0.5V
10mA
15mA
129.5°C/W (0 mps)
-65°C to 150°C
DC Electrical Characteristics
Table 3A. Power Supply DC Characteristics,
V
DD
= 3.3V ± 5%, T
A
= 0°C to 70°C
Symbol
V
DD
V
DDA
I
DD
I
DDA
Parameter
Core Supply Voltage
Analog Supply Voltage
Power Supply Current
Analog Supply Current
Test Conditions
Minimum
3.135
V
DD
– 0.10
Typical
3.3
3.3
Maximum
3.465
V
DD
100
10
Units
V
V
mA
mA
Table 3B. Power Supply DC Characteristics,
V
DD
= 2.5V ± 5%, T
A
= 0°C to 70°C
Symbol
V
DD
V
DDA
I
DD
I
DDA
Parameter
Core Supply Voltage
Analog Supply Voltage
Power Supply Current
Analog Supply Current
Test Conditions
Minimum
2.375
V
DD
– 0.10
Typical
2.5
2.5
Maximum
2.625
V
DD
95
10
Units
V
V
mA
mA
Table 3C. LVCMOS/LVTTL DC Characteristics,
V
DD
= 3.3V ± 5% or 2.5V ± 5%, T
A
= 0°C to 70°C
Symbol
V
IH
Parameter
Input High Voltage
Test Conditions
V
DD
= 3.465V
V
DD
= 2.625V
Input Low Voltage
Input High Current
Input Low Current
V
DD
= 3.465V
V
DD
= 2.625V
V
DD
= V
IN
= 3.465V or 2.625V
V
DD
= 3.465V or 2.625V, V
IN
= 0V
-5
Minimum
2
1.7
-0.3
-0.3
Typical
Maximum
V
DD
+ 0.3
V
DD
+ 0.3
0.8
0.7
150
Units
V
V
V
V
µA
µA
V
IL
I
IH
I
IL
IDT™ / ICS™
LVDS CLOCK GENERATOR
3
ICS844251BG-14 REV. A MAY 1, 2009
ICS844251-14
FEMTOCLOCK™CRYSTAL-TO-LVDS CLOCK GENERATOR
Table 3D. LVDS DC Characteristics,
V
DD
= 3.3V ± 5%, T
A
= 0°C to 70°C
Symbol
V
OD
∆V
OD
V
OS
∆V
OS
Parameter
Differential Output Voltage
V
OD
Magnitude Change
Offset Voltage
V
OS
Magnitude Change
1.275
Test Conditions
Minimum
247
Typical
Maximum
454
50
1.525
50
Units
mV
mV
V
mV
Table 3E. LVDS DC Characteristics,
V
DD
= V
DDA
= 2.5V ± 5%, T
A
= 0°C to 70°C
Symbol
V
OD
∆V
OD
V
OS
∆V
OS
Parameter
Differential Output Voltage
V
OD
Magnitude Change
Offset Voltage
V
OS
Magnitude Change
1.0
Test Conditions
Minimum
247
Typical
Maximum
454
50
1.4
50
Units
mV
mV
V
mV
Table 4. Crystal Characteristics
Parameter
Mode of Oscillation
Frequency
Equivalent Series Resistance (ESR)
Shunt Capacitance
23.2
Test Conditions
Minimum
Typical
Fundamental
30
50
7
MHz
Maximum
Units
pF
IDT™ / ICS™
LVDS CLOCK GENERATOR
4
ICS844251BG-14 REV. A MAY 1, 2009
ICS844251-14
FEMTOCLOCK™CRYSTAL-TO-LVDS CLOCK GENERATOR
AC Electrical Characteristics
Table 5A. AC Characteristics,
V
DD
= 3.3V ± 5%, T
A
= 0°C to 70°C
Parameter Symbol
f
OUT
Output Frequency
Test Conditions
FREQ_SEL = 0
FREQ_SEL = 1
156.25MHz,
Integration Range: 1.875MHz – 20MHz
625MHz,
Integration Range: 1.875MHz – 20MHz
20% to 80%
FREQ_SEL = 0
FREQ_SEL = 1
70
48
46
Minimum
145
580
0.53
0.45
550
52
54
Typical Maximum
187.5
750
Units
MHz
MHz
ps
ps
ps
%
%
tjit(Ø)
RMS Phase Jitter, Random;
NOTE 1
Output Rise/Fall Time
Output Duty Cycle
t
R
/ t
F
odc
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the
device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after
thermal equilibrium has been reached under these conditions.
NOTE 1: Please refer to Phase Noise Plots.
Table 5B. AC Characteristics,
V
DD
= 2.5V ± 5%, T
A
= 0°C to 70°C
Parameter Symbol
f
OUT
Output Frequency
Test Conditions
FREQ_SEL = 0
FREQ_SEL = 1
156.25MHz,
Integration Range: 1.875MHz – 20MHz
625MHz,
Integration Range: 1.875MHz – 20MHz
20% to 80%
FREQ_SEL = 0
FREQ_SEL = 1
70
48
46
Minimum
145
580
0.54
0.45
550
52
54
Typical Maximum
187.5
750
Units
MHz
MHz
ps
ps
ps
%
%
tjit(Ø)
RMS Phase Jitter, Random;
NOTE 1
Output Rise/Fall Time
Output Duty Cycle
t
R
/ t
F
odc
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the
device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after
thermal equilibrium has been reached under these conditions.
NOTE 1: Please refer to Phase Noise Plots.
IDT™ / ICS™
LVDS CLOCK GENERATOR
5
ICS844251BG-14 REV. A MAY 1, 2009
ZigBee Beacon and Non-Beacon Mode
[size=5] ZigBee network can be divided into two working modes: beacon and non-beacon. In order to save energy consumption to the maximum extent, the beacon mode can make all network devices work and s...
Jacktang RF/Wirelessly
Windows CE Customization - Start Menu Problem
91program blog wrote about the specific modification, which is mainly to modify the WinCE500\PUBLIC\SHELL\OAK\HPC\EXPLORER\TASKBAR\stmenu.cpp file. Since the modification is based on the Windows CE ke...
fhjfhj520 Embedded System
Summary of new forum revision issues
Everyone: Recently, the forum has been further upgraded, which may cause great inconvenience to you in the initial stage. If you have any questions in use, or feel that the new version is inconvenient...
亲善大使 Suggestions & Announcements
Avoid workplace exclusion, be kind to others and improve yourself
Whether you are a veteran in the workplace or a new recruit, dealing with the chaotic interpersonal relationships between colleagues is a new challenge after entering a new work environment. You must ...
ESD技术咨询 Talking about work
How to write a USB driver for Windows CE.net
With the popularity of USB devices, the driver development tasks facing developers are becoming more and more arduous, especially for some embedded development manufacturers. Due to the different oper...
sinpo1984 ARM Technology
2009 MCU Design and Development Competition Rules
[table=98%][tr][td] [b][font=楷体_GB2312][size=5]2009 Single Chip Microcomputer Design and Development Competition Rules[/size][/font][/b] [/td][/tr][tr][td][table=98%][tr][td] [/td][/tr][tr][td] [b]I. ...
tsb64 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1908  608  2711  2718  2243  39  13  55  46  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号