EEWORLDEEWORLDEEWORLD

Part Number

Search

GS8342TT20BGD-350IT

Description
DDR SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
Categorystorage    storage   
File Size471KB,30 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Environmental Compliance
Download Datasheet Parametric View All

GS8342TT20BGD-350IT Overview

DDR SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

GS8342TT20BGD-350IT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerGSI Technology
Parts packaging codeBGA
package instructionLBGA, BGA165,11X15,40
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Maximum access time0.45 ns
Other featuresPIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)350 MHz
I/O typeCOMMON
JESD-30 codeR-PBGA-B165
length15 mm
memory density37748736 bit
Memory IC TypeDDR SRAM
memory width18
Number of functions1
Number of terminals165
word count2097152 words
character code2000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize2MX18
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Encapsulate equivalent codeBGA165,11X15,40
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply1.5/1.8,1.8 V
Certification statusNot Qualified
Maximum seat height1.4 mm
Minimum standby current1.7 V
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width13 mm
GS8342TT06/11/20/38BD-550/500/450/400/350
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• 2.5 Clock Latency
• Simultaneous Read and Write SigmaDDR
TM
Interface
• JEDEC-standard pinout and package
• Double Data Rate interface
• Byte Write controls sampled at data-in time
• Burst of 2 Read and Write
• Dual-Range On-Die Termination (ODT) on Data (D), Byte
Write (BW), and Clock (K, K) inputs
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
36Mb SigmaDDR
TM
-II+
Burst of 2 SRAM
550 MHz–350 MHz
1.8 V V
DD
1.8 V or 1.5 V I/O
SRAMs are just one element in a family of low power, low
voltage HSTL I/O SRAMs designed to operate at the speeds
needed to implement economical high performance
networking systems.
Clocking and Addressing Schemes
The GS8342TT06/11/20/38BD SigmaDDR-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
Each internal read and write operation in a SigmaDDR-II+ B2
RAM is two times wider than the device I/O bus. An input data
bus de-multiplexer is used to accumulate incoming data before
it is simultaneously written to the memory array. An output
data multiplexer is used to capture the data produced from a
single memory array read and then route it to the appropriate
output drivers as needed. Therefore the address field of a
SigmaDDR-II+ B2 RAM is always one address pin less than
the advertised index depth (e.g., the 4M x 8 has a 2M
addressable index).
SigmaDDR-II™ Family Overview
The GS8342TT06/11/20/38BD are built in compliance with
the SigmaDDR-II+ SRAM pinout standard for Common I/O
synchronous SRAMs. They are 37,748,736-bit (36Mb)
SRAMs. The GS8342TT06/11/20/38BD SigmaDDR-II+
Parameter Synopsis
-550
tKHKH
tKHQV
1.81 ns
0.45 ns
-500
2.0 ns
0.45 ns
-450
2.2 ns
0.45 ns
-400
2.5 ns
0.45 ns
-350
2.86 ns
0.45 ns
Rev: 1.01 6/2012
1/30
© 2011, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
SAA1064T I2C Quad LED Driver
Previously, we introduced many chips to make four-bit LED driver circuits. Today, we will introduce another chip....
rain Power technology
Flash burning problem
My chip is 6416 1Ghz, and the flash is am29lv400bt, which is used as 8-bit asynchronous memory.I defined the ce1 space as 0x02a08a00.Now the situation is that it can be erased but not burned. Why is t...
x700xt Analogue and Mixed Signal
Some important industry exhibitions and seminars held in Beijing in March 2012
2012 Beijing Education Equipment ExhibitionVenue: Beijing Exhibition Center Date: March 20, 2012 - March 21, 2012 2012 China Low Carbon Industry ExpoVenue: Beijing Exhibition Center Date: March 21, 20...
jameswangsynnex Industrial Control Electronics
【Talk about DSP】DSP, you are my eyes
[align=left][color=#000000]I used to be very ignorant. I had heard of the term [font=Times New Roman]DSP[/font], but I never knew what it was. I also took courses on digital signal processing, but I d...
刹那光辉 DSP and ARM Processors
I am coming
Electronic Engineering World, here I come. Hope to learn more...
硬件忙碌中_ FPGA/CPLD
Share the requirements and characteristics of current detection resistors
Current detection resistors are special resistors developed to meet the requirements of current measurement and current control. The current measurement range is very wide, from a few milliamperes to ...
fish001 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2237  1440  680  2637  1198  46  29  14  54  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号