74AHCT273D,118 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74AHCT273D,118

74AHCT273D,118: DescriptionAHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20; Categorylogic logic; File Size104KB，18 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74AHCT273D,118 Overview

AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20

74AHCT273D,118 Parametric

Parameter Name	Attribute value
Brand Name	NXP Semiconduc
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	SOP
package instruction	SOP, SOP20,.4
Contacts	20
Manufacturer packaging code	SOT163-1
Reach Compliance Code	compli
series	AHCT/VHCT
JESD-30 code	R-PDSO-G20
JESD-609 code	e4
length	12.8 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	D FLIP-FLOP
Maximum Frequency@Nom-Su	45000000 Hz
MaximumI(ol)	0.008 A
Humidity sensitivity level	1
Number of digits	8
Number of functions	1
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP20,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	5 V
propagation delay (tpd)	11.5 ns
Certification status	Not Qualified
Maximum seat height	2.65 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
Trigger type	POSITIVE EDGE
width	7.5 mm
minfmax	65 MHz

Preview

Download Datasheet

View All

74AHC273; 74AHCT273

Octal D-type ﬂip-ﬂop with reset; positive-edge trigger

Rev. 03 — 13 May 2008

Product data sheet

1. General description

The 74AHC273; 74AHCT273 is a high-speed Si-gate CMOS device and is pin compatible

with Low-power Schottky TTL (LSTTL). It is speciﬁed in compliance with JEDEC standard

No. 7-A.

The 74AHC273; 74AHCT273 has eight edge-triggered, D-type ﬂip-ﬂops with individual D

inputs and Q outputs.

The common clock (CP) and master reset (MR) inputs, load and reset (clear) all ﬂip-ﬂops

simultaneously.

The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is

transferred to the corresponding output (Qn) of the ﬂip-ﬂop.

All outputs will be forced LOW, independent of clock or data inputs, by a LOW on the MR

input.

The device is useful for applications where only the true output is required and the clock

and master reset are common to all storage elements.

2. Features

Balanced propagation delays

All inputs have Schmitt-trigger actions

Inputs accept voltages higher than V

Ideal buffer for MOS microcontroller or memory

Common clock and master reset

74AHCT273D,118 Related Products

	74AHCT273D,118	74AHCT273D,112	74AHCT273BQ,115	74AHCT273PW,112	74AHCT273PW,118	74AHC273PW,112	74AHC273BQ,115	74AHC273D,112	74AHC273D,118
Description	AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20	AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20	AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20	AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20	AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20	AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20	AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20	AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20	AHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20
Brand Name	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Maker	NXP	NXP	NXP	NXP	NXP	NXP	NXP	NXP	NXP
Parts packaging code	SOP	SOP	QFN	TSSOP2	TSSOP2	TSSOP2	QFN	SOP	SOP
package instruction	SOP, SOP20,.4	7.50 MM, PLASTIC, MS-013, SOT-163-1, SO-20	2.50 X 4.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT-764-1, DHVQFN-20	4.40 MM, PLASTIC, MO-153, SOT-360-1, TSSOP-20	4.40 MM, PLASTIC, MO-153, SOT-360-1, TSSOP-20	4.40 MM, PLASTIC, MO-153, SOT-360-1, TSSOP-20	2.50 X 4.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT-764-1, DHVQFN-20	7.50 MM, PLASTIC, MS-013, SOT-163-1, SO-20	7.50 MM, PLASTIC, MS-013, SOT-163-1, SO-20
Contacts	20	20	20	20	20	20	20	20	20
Manufacturer packaging code	SOT163-1	SOT163-1	SOT764-1	SOT360-1	SOT360-1	SOT360-1	SOT764-1	SOT163-1	SOT163-1
Reach Compliance Code	compli	compli	compli	compli	compli	compli	compli	compli	compli
series	AHCT/VHCT	AHCT/VHCT	AHCT/VHCT/VT	AHCT/VHCT	AHCT/VHCT	AHC	AHC/VHC/H/U/V	AHC	AHC
JESD-30 code	R-PDSO-G20	R-PDSO-G20	R-PQCC-N20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PQCC-N20	R-PDSO-G20	R-PDSO-G20
JESD-609 code	e4	e4	e4	e4	e4	e4	e4	e4	e4
length	12.8 mm	12.8 mm	4.5 mm	6.5 mm	6.5 mm	6.5 mm	4.5 mm	12.8 mm	12.8 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP
Maximum Frequency@Nom-Su	45000000 Hz	45000000 Hz	45000000 Hz	45000000 Hz	45000000 Hz	70000000 Hz	70000000 Hz	70000000 Hz	70000000 Hz
MaximumI(ol)	0.008 A	0.008 A	0.008 A	0.008 A	0.008 A	0.008 A	0.008 A	0.008 A	0.008 A
Humidity sensitivity level	1	1	1	1	1	1	1	1	1
Number of digits	8	8	8	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1	1	1	1
Number of terminals	20	20	20	20	20	20	20	20	20
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	HVQCCN	TSSOP	TSSOP	TSSOP	HVQCCN	SOP	SOP
Encapsulate equivalent code	SOP20,.4	SOP20,.4	LCC20,.1X.18,20	TSSOP20,.25	TSSOP20,.25	TSSOP20,.25	LCC20,.1X.18,20	SOP20,.4	SOP20,.4
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE	SMALL OUTLINE
method of packing	TAPE AND REEL	TUBE	TAPE AND REEL	TUBE	TAPE AND REEL	TUBE	TAPE AND REEL	TUBE	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	260	260	260	260	260	260	260	260
power supply	5 V	5 V	5 V	5 V	5 V	2/5.5 V	2/5.5 V	2/5.5 V	2/5.5 V
propagation delay (tpd)	11.5 ns	11.5 ns	11.5 ns	11.5 ns	11.5 ns	21.5 ns	21.5 ns	21.5 ns	21.5 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.65 mm	2.65 mm	1 mm	1.1 mm	1.1 mm	1.1 mm	1 mm	2.65 mm	2.65 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	2 V	2 V	2 V	2 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD
Terminal form	GULL WING	GULL WING	NO LEAD	GULL WING	GULL WING	GULL WING	NO LEAD	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm	0.5 mm	0.65 mm	0.65 mm	0.65 mm	0.5 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	QUAD	DUAL	DUAL	DUAL	QUAD	DUAL	DUAL
Maximum time at peak reflow temperature	30	30	30	30	30	30	30	30	30
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	7.5 mm	7.5 mm	2.5 mm	4.4 mm	4.4 mm	4.4 mm	2.5 mm	7.5 mm	7.5 mm
minfmax	65 MHz	65 MHz	65 MHz	65 MHz	65 MHz	100 MHz	100 MHz	100 MHz	100 MHz

Recommended Resources

FET op amp microphone mixer

Battery discharge protector circuit diagram

TVP component type overvoltage protection circuit

Typical application circuit diagram of MAX619

light remote control switch

Three-phase motor two-speed 2Y/Y connection speed regulating circuit

About the Bluetooth slave HC06: [i=s] This post was last edited by Sonic Rabbit on 2014-9-10 21:44 [/i] 1 Two AA batteries are used as power source, the voltage is only about 2.8V. The technical manual says that HC06 needs 3.3V. Can...; 音速兔 MCU

Which modules need to be adjusted in the instrumentation or amplifier category of the electronic design competition?: As the title says, the time for electrical design is getting closer and closer. At present, the STMA32 minimum system board, LCD display, 16-bit AD, DA, current and voltage measurement are all adjuste...; 扶摇- Electronics Design Contest

The live broadcast has ended [Microchip Embedded Security Solutions | RISC-V Safe Place]: If billions of connected devices based on the RISC-V core are attacked by hackers, the losses to industrial production and people's daily lives are unimaginable? As security requirements become increa...; EEWORLD社区 Industrial Control Electronics

Secondary development of USBCAN in Labview: Dear seniors, I am currently programming the communication between Labview and the lower computer DSP. In Labview, when I was doing secondary development of the USBCAN converter, several problems aros...; hzw910613 Test/Measurement

Kernel image download: The intel xscale 270 development board XSBASE270 always has the following error when downloading the kernel image: INFO: Trying to initialize the built-in SMSC NIC... ERROR: LAN91CInit: Network Chip n...; audio11 Embedded System

CCS writes waveform algorithm: Dear experts, I recently want to use CCS to write an algorithm program for waveform parameters such as duration and peak value. As a newbie in this field, I would like to ask for a similar routine to ...; ly475776396 DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components