EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-61582D2-291L

Description
Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP70, CERAMIC, DIP-70
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size354KB,48 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-61582D2-291L Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP70, CERAMIC, DIP-70

BU-61582D2-291L Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerData Device Corporation
Parts packaging codeQIP
package instructionQIP,
Contacts70
Reach Compliance Codecompliant
Address bus width16
boundary scanNO
maximum clock frequency16 MHz
letter of agreementMIL-STD-1553A; MIL-STD-1553B; MCAIR; STANAG-3838
Data encoding/decoding methodsBIPH-LEVEL(MANCHESTER)
Maximum data transfer rate0.125 MBps
External data bus width16
JESD-30 codeR-CQIP-P70
JESD-609 codee0
length48.26 mm
low power modeNO
Number of serial I/Os2
Number of terminals70
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height5.46 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width25.4 mm
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
BU-61582
SPACE LEVEL MIL-STD-1553
BC/RT/MT
ADVANCED COMMUNICATION
ENGINE (SP’ACE) TERMINAL
FEATURES
Make sure the next
Card you purchase
has...
®
Radiation-Hardened to 1 MRad
Fully Integrated 1553 Terminal
Flexible Processor Interface
16K x 16 Internal RAM
Automatic BC Retries
Programmable BC Gap Times
BC Frame Auto-Repeat
Intelligent RT Data Buffering
Small Ceramic Package
Available to SMD 5962-96887
Multiple Ordering Options;
+5V (Only)
+5V/-15V
+5V/-12V
+5V/Transceiverless
+5V (Only, with Transmit Inhibits)
DESCRIPTION
DDC’s BU-61582 Space Advanced Communication Engine (SP’ACE)
is a radiation hardened version of the BU-61580 ACE terminal. DDC
supplies the BU-61582 with enhanced screening for space and other
high reliability applications.
The BU-61582 provides a complete integrated BC/RT/MT interface
between a host processor and a MIL-STD-1553 bus. The BU-61582
maintains functional and software compatibility with the standard BU-
61580 product and is packaged in the same 1.9 square-inch package
footprint.
As an option, DDC can supply the BU-61582 with space level screen-
ing. This entails enhancements in the areas of element evaluation and
screening procedures for active and passive elements, as well as the
manufacturing and screening processes used in producing the termi-
nals.
The BU-61582 integrates dual transceiver, protocol, memory man-
agement and processor interface logic, and 16K words of RAM in the
choice of 70-pin DIP or flat pack packages. Transceiverless versions
may be used with an external electrical or fiber optic transceiver.
To minimize board space and ‘glue’ logic, the SP’ACE terminals pro-
vide ultimate flexibility in interfacing to a host processor and inter-
nal/external RAM.
FOR MORE INFORMATION CONTACT:
Data Device Corporation
105 Wilbur Place
Bohemia, New York 11716
631-567-5600 Fax: 631-567-7358
www.ddc-web.com
Technical Support:
1-800-DDC-5757 ext. 7771
All trademarks are the property of their respective owners.
© 1998, 1999 Data Device Corporation
Please help me take a look at this clock program, thank you!
I wrote my own clock program, but found it doesn't work after I wrote it, so I tested it step by step. Now I only need to display minutes and seconds, and don't need to set them. p0.7-p0.0 are connect...
yanys113 MCU
Learning experience of operational amplifier negative feedback circuit
[size=4][color=#252525]Op amp negative feedback circuit[/color][color=#252525]1: Voltage series negative feedback, after the circuit introduces voltage series negative feedback, once the circuit is de...
Jacktang Analogue and Mixed Signal
A few tips on the design of the first DSP board 1
It has been more than a month since I started to get in touch with DSP on August 1, 2006. It is not easy to go from debugging and getting familiar with DSP on my own development board to designing DSP...
hguihuuh DSP and ARM Processors
About the read and write clock domain issues of DDR SDRAM
DDR SDRAM needs to cross clock domains when reading data, but not when writing data. How can this be explained? Because when writing data, both the data and the accompanying clock are sent by the FPGA...
HAORUIMIN FPGA/CPLD
Xinxu 48V-500W electric bicycle circuit diagram
Electric bicycle circuit diagram, for reference. Mainly to learn the motor control and power control of electric bicycle....
冰人 MCU
Given an SFR register address, how do I program to read and write this SFR register?
I can't find how to read and write SFR directly through the address of SFR. For example, I get an address of 0x80, which is the address of an SFR. How can I write a byte to this address or read the co...
nasame Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2916  2292  5  2750  1594  59  47  1  56  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号